

conga-HPC/mRLP

COM-HPC® 1.20 Mini Module with 13th Generation Intel® Processors

User's Guide

Revision 0.01 (Preliminary)



Revision History

Revision	Date (yyyy-mm-dd)	Author	Changes
0.01	2024-04-04	BEU	Preliminary release



Preface

This user's guide provides information about the components, features, connectors and system resources available on the conga-HPC/mRLP. It is one of three documents that should be referred to when designing a COM-HPC® application. The other reference documents that should be used include the following:

COM-HPC® Module Base Specification COM-HPC® Carrier Design Guide

These documents can be found on the PICMG® website at www.picmg.org

Additionally, check the restricted area of the congatec website at www.congatec.com and the website of the respective silicon vendor for relevant documents (e.g., Erratum, PCN, Sighting Reports, etc.).

Software Licenses

Notice Regarding Open Source Software

The congatec products contain Open Source software that has been released by programmers under specific licensing requirements such as the "General Public License" (GPL) Version 2 or 3, the "Lesser General Public License" (LGPL), the "ApacheLicense" or similar licenses.

You can find the specific details at https://www.congatec.com/en/licenses/. Search for the revision of the BIOS/UEFI or Board Controller Software (as shown in the POST screen or BIOS setup) to get the complete product related license information. To the extent that any accompanying material such as instruction manuals, handbooks etc. contain copyright notices, conditions of use or licensing requirements that contradict any applicable Open Source license, these conditions are inapplicable.

The use and distribution of any Open Source software contained in the product is exclusively governed by the respective Open Source license. The Open Source software is provided by its programmers without ANY WARRANTY, whether implied or expressed, of any fitness for a particular purpose, and the programmers DECLINE ALL LIABILITY for damages, direct or indirect, that result from the use of this software.

OEM/ CGUTL BIOS

BIOS/UEFI modified by customer via the congatec System Utility (CGUTL) is subject to the same license as the BIOS/UEFI it is based on. You can find the specific details at https://www.congatec.com/en/licenses/.



Disclaimer

The information contained within this user's guide, including but not limited to any product specification, is subject to change without notice.

congatec GmbH provides no warranty with regard to this user's guide or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec GmbH assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user's guide. In no event shall congatec GmbH be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user's guide or any other information contained herein or the use thereof.

Intended Audience

This user's guide is intended for technically qualified personnel. It is not intended for general audiences.

RoHS Directive

All congatec GmbH designs comply with EU RoHS Directive 2011/65/EU and Delegated Directive 2015/863.

Electrostatic Sensitive Device



All congatec GmbH products are electrostatic sensitive devices. They are enclosed in static shielding bags, and shipped enclosed in secondary packaging (protective packaging). The secondary packaging does not provide electrostatic protection.

Do not remove the device from the static shielding bag or handle it, except at an electrostatic-free workstation. Also, do not ship or store electronic devices near strong electrostatic, electromagnetic, magnetic, or radioactive fields unless the device is contained within its original packaging. Be aware that failure to comply with these guidelines will void the congatec GmbH Limited Warranty.

Symbols

The following symbols are used in this user's guide:



Warning

Warnings indicate conditions that, if not observed, can cause personal injury.



Caution

Cautions warn the user about how to prevent damage to hardware or loss of data.



Notes call attention to important information that should be observed.

Copyright Notice

Copyright © 2023, congatec GmbH. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission from congatec GmbH.

congatec GmbH has made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied "as-is".

Trademarks

Product names, logos, brands, and other trademarks featured or referred to within this user's guide, or the congatec website, are the property of their respective trademark holders. These trademark holders are not affiliated with congatec GmbH, our products, or our website.



Warranty

congatec GmbH makes no representation, warranty or guaranty, express or implied regarding the products except its standard form of limited warranty ("Limited Warranty") per the terms and conditions of the congatec entity, which the product is delivered from. These terms and conditions can be downloaded from www.congatec.com. congatec GmbH may in its sole discretion modify its Limited Warranty at any time and from time to time.

The products may include software. Use of the software is subject to the terms and conditions set out in the respective owner's license agreements, which are available at www.congatec.com and/or upon request.

Beginning on the date of shipment to its direct customer and continuing for the published warranty period, congatec GmbH represents that the products are new and warrants that each product failing to function properly under normal use, due to a defect in materials or workmanship or due to non conformance to the agreed upon specifications, will be repaired or exchanged, at congatec's option and expense.

Customer will obtain a Return Material Authorization ("RMA") number from congatec GmbH prior to returning the non conforming product freight prepaid. congatec GmbH will pay for transporting the repaired or exchanged product to the customer.

Repaired, replaced or exchanged product will be warranted for the repair warranty period in effect as of the date the repaired, exchanged or replaced product is shipped by congatec, or the remainder of the original warranty, whichever is longer. This Limited Warranty extends to congatec's direct customer only and is not assignable or transferable.

Except as set forth in writing in the Limited Warranty, congatec makes no performance representations, warranties, or guarantees, either express or implied, oral or written, with respect to the products, including without limitation any implied warranty (a) of merchantability, (b) of fitness for a particular purpose, or (c) arising from course of performance, course of dealing, or usage of trade.

congatec GmbH shall in no event be liable to the end user for collateral or consequential damages of any kind. congatec shall not otherwise be liable for loss, damage or expense directly or indirectly arising from the use of the product or from any other cause. The sole and exclusive remedy against congatec, whether a claim sound in contract, warranty, tort or any other legal theory, shall be repair or replacement of the product only.

Certification

congatec GmbH is certified to DIN EN ISO 9001 standard.



Technical Support

congatec GmbH technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented. We request that you first visit our website at www.congatec.com for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website then contact our technical support department by email at support@congatec.com

Terminology

Term	Description		
сВС	congatec Board Controller		
CSI	Camera Serial Interface		
CSM	Compatibility Suppport Module		
COM	Computer-on-Module		
DDI	Digital Display Interface		
DP++	DisplayPort Dual-Mode		
DPoC	DisplayPort over Type-C		
DTR	Dynamic Temperature Range		
E-cores	Efficient-cores		
eDP	Embedded DisplayPort		
EUs	Execution Units		
HDA	High Definition Audio		
N.A	Not available		
N.C	Not connected		
PCH	Platform Controller Hub		
PCle	PCI Express		
P-cores	Performance-cores		
PEG	PCI Express Graphics		
TBD	To be determined		
TDP	Thermal Design Power		
TPM	Trusted Platform Module		
TSN	Time-Sensitive Networking		



Contents

1	Introduction	11	6.7	Boot SPI Interface	
1.1	COM-HPC® Concept	11	6.8	BIOS Boot Selection	
1.2	The conga-HPC/mRLP		6.9	Camera Serial Interface (CSI) Ports	34
1.3	Options Information		6.10	Audio Interfaces	36
1.3	·		6.11	Asynchronous Serial Port Interfaces	36
2	Specifications	16	6.12	I ² C Ports	
2.1	Feature List	16	6.13	Port 80 Support on USB_PD I2C Bus	36
2.2	Supported Operating Systems		6.14	General Purpose SPI Port	37
2.3	Mechanical Dimensions		6.15	SMBus	
2.4	Supply Voltage Standard Power		6.16	General Purpose Input Outputs (GPIOs)	
2.4.1	Electrical Characteristics		6.17	Power Control	
2.4.2	Rise Time		6.18	Power Management	
2.5	Power Consumption		6.19	Inrush and Maximum Current Peaks	39
2.6	Supply Voltage Battery Power		7	Additional Features	40
2.7	Environmental Specifications				
2	·		7.1	congatec Board Controller (cBC)	
3	Block Diagram	22	7.1.1	Board Information	
1	Cooling Solutions	23	7.1.2	Watchdog	
7			7.1.3	Fan Control	
4.1	CSA Dimensions		7.1.4	Enhanced Soft-Off State	
4.2	CSP Dimensions		7.1.5	Power Loss Control	
4.3	HSP Dimensions	26	7.2	OEM BIOS Customization	
5	Onboard Temperature Sensors	27	7.2.1	OEM Default Settings	
			7.2.2	OEM Boot Logo	
6	Connector Rows	28	7.2.3	OEM POST Logo	
/ 1			7.2.4	OEM DXE Driver	
6.1	NBASE-T Ethernet		7.3	congatec Battery Management Interface	
6.2	PCI Express (PCIe)	29	7.4	API Support (CGOS)	
6.3	Serial ATA		7.5	Security Features	
6.4	USB4 / TBT / DDI / USB 3.2 / USB 2.0 Interfaces		7.6	NVMe	44
6.5	Display Interfaces		8	conga Tech Notes	45
6.5.1	DisplayPort Dual-Mode (DP++)			5	
6.5.2	Embedded DisplayPort (eDP)		8.1	Adaptive Thermal Monitor and Catastrophic Thermal	
6.6	eSPI Interface	33	8.2	Processor Performance Control	46



3.2.1	Enhanced Intel CheedSton Technology /EICT	14
3.2.1 3.2.2	Enhanced Intel SpeedStep Technology (EIST)Intel Speed Shift Technology	
3.2.3	Intel Turbo Boost Technology 2.0	
3.2.4	Intel Performance Hybrid Architecture	
3.3	Intel® Virtualization Technology	47
3.4	Thermal Management	
3.5	ACPI Suspend Modes and Resume Events	48
)	Signal Descriptions and Pinout Tables	49
P.1	Connector Signal Descriptions	50
9.2	Boot Strap Signals	
0	System Resources	72
1	BIOS Setup Description	73
1.1	Navigating the BIOS Setup Menu	73
1.2	BIOS Versions	
1.3	Updating the BIOS	74
1.3.1	Update from External Flash	
1.4	Supported Flash Devices	74



List of Tables

Table 1	COM-HPC® Interface Summary	11
Table 2	Commercial Variants	
Table 3	Industrial Variants	14
Table 4	Feature Summary	16
Table 5	Input Power - Wide Range Vin	18
Table 6	Measurement Description	19
Table 7	Power Consumption Values	20
Table 8	CMOS Battery Power Consumption	20
Table 9	Cooling Solution Variants	
Table 10	NBASET[0:1] Link Indicators	28
Table 11	Supported PCIe® Link Configurations	29
Table 12	Supported Super Speed Lane Configurations	30
Table 13	USB4, TBT, USB 3.2 and USB 2.0 Ports	31
Table 14	USB 2.0 and SS Pair Assignments	31
Table 15	Display Combinations and Resolutions	32
Table 16	BIOS Select Options	33
Table 17	MIPI-CSI Signal Descriptions (X1, X2)	35
Table 18	Reserved SMBus Addresses on the conga-HPC/mRLP	37
Table 19	Primary Fan Connector (X4) Pinout	41
Table 20	Wake Events	48
Table 21	Signal Description Terminology	
Table 22	Primary Connector (J1) Pinout	
Table 23	NBASE-T Ethernet Signal Descriptions	
Table 24	SATA Signal Descriptions	
Table 25	PCI Express Signal Descriptions	
Table 26	USB Signal Descriptions	
Table 27	USB4 Sideband Signal Descriptions	
Table 28	USB4 Configuration Signal Descriptions	
Table 29	eSPI Signal Descriptions	
Table 30	Boot SPI Signal Descriptions	
Table 31	BIOS Select Signal Descriptions	
Table 32	DDI Signal Descriptions	
Table 33	eDP Embedded DisplayPort / MIPI DSI Signal Descriptions	
Table 34	Soundwire Audio Signal Descriptions	
Table 35	I2S / Soundwire / HDA Audio Signal Descriptions	
Table 36	Asynchronous Serial Port Signal Descriptions	64
Table 37	I2C Signal Descriptions	65

able 38	General Purpose SPI Signal Descriptions	65
able 39	Power and System Management Signal Descriptions	66
able 40	Rapid Shutdown Signal Descriptions	67
able 41	Thermal Protection Signal Descriptions	67
able 42	SMBus Signal Descriptions	68
able 43	General Purpose Input Output Signal Descriptions	68
able 44	Module Type Definition Signal Description	69
able 45	Miscellaneous Signal Descriptions	69
able 46	External Power Signal Descriptions	70
able 47	CAN Bus Signal Descriptions	70
able 48	Functional Safety (FuSa) Support Signal Descriptions	70
able 49	Boot Strap Signal Descriptions	71

1 Introduction

1.1 COM-HPC® Concept

COM-HPC® is an open standard defined specifically for high performance Computer-on-Modules (COMs) for embedded systems. The defined module types are client module with fixed input voltage, client module with variable input voltage and server module with fixed input voltage.

The COM-HPC® modules are available in the following form factors:

- Mini 95 mm x 70 mm
- Size A 95 mm x 120 mm
- Size B 120 mm x 120 mm
- Size C 160 mm x 120 mm
- Side D 160 mm x 160 mm
- Side E 200 mm x 160 mm

Table 1 COM-HPC® Interface Summary

Features	Classification	Mini Module Min/Max	Client Module Min/Max	Server Module Min/Max	Comment
Ethernet	NBASE-T	1/2	1/2	1/1	
	KR/KX	N.A	0/2	2/8	
	SGMII	0/2	N.A	N.A	
Storage	SATA	0/2	0/2	0/2	Pin is shared with PCle on mini module
PCle	Lane 0-47	1 / 16	4 / 48	8 / 48	Two PCIe reference clock output pairs required on mini module
	Lane 48-63	N.A	N.A	0 / 16	
	BMC	N.A	0/1	1/1	
USB	USB 2.0 Ports 0-7	6/8	4/8	4/8	Ports 0-5 (mini module) or ports 0-3 (server/client module) are used for USB 3.2 and USB4 if implemented.
	USB 3.2 Gen 1 or Gen 2	0/5	0/4	0/4	Requires one SuperSpeed Tx pair and one Rx pair per port
	USB 3.2 Gen 2x2	0/4	0/4	0/2	Requires two SuperSpeed Tx pairs and two Rx pairs per port
	USB4	0 / 4	0/4	0/2	USB4 ports use USB 3.2 Gen 2x2 ports



Features	Classification	Mini Module Min/Max	Client Module Min/Max	Server Module Min/Max	Comment
SPI	eSPI	0 / 1	0/1	0/1	
	Boot SPI	1/1	1/1	1/1	
	General Purpose SPI	1/1	1/1	1/1	
BIOS Select	-	1/1	1/1	1/1	
Display	DDI	0/2	1/3	N.A	Additional display outputs may be available on the USB4 interface. On
	eDP	0/1	0/1	N.A	mini module, DDI pins are shared with USB4.
MIPI	DSI	0/1	0/1	N.A	
	CSI	N.A ¹	0/2	N.A	¹ Optional FFC connectors for MIPI-CSI on the mini module.
Audio	Soundwire	0/2	0/2	N.A	I2S pins may be used for one HDA port or two additional SoundWire
	I2S	0/1	0/1	N.A	ports for a total of up to four SoundWire ports.
Other Serial Ports	12C	2/3	2/2	2/2	I2CO and I2C1 for client and server modules. The mini module supports a third I2C port (I2C2/MDIO for SGMII PHY setup).
	SMBus	1/1	1/1	1/1	
	IPMB	N.A	0/1	0/1	
	UART	0/2	0/2	1/2	
GPIO	-		12 / 12	12 / 12	
Miscellaneous	Watchdog Timer	0/1	0/1	0/1	
	Fan (PWM and tachometer)	1 / 1	1 / 1	1/1	
FuSa	FuSa set of signals	0/1	0/1	0/1	
Power Rails	VCC	12 / 12	28 / 28	28 / 28	
	VCC_5V-SBY	N.A	0/2	0/2	The mini module does not have 5V standby pins.
	VCC_RTC	1/1	1/1	1/1	
	GND	All	All	All	All available GND pins shall be used.
Connector	J1	1/1	1/1	1/1	
	J2	N.A	0/1	1/1	

1.2 The conga-HPC/mRLP

The conga-HPC/mRLP is a COM-HPC® Mini module with 13th Generation Intel® processors. The conga-HPC/mRLP is equipped with one high performance connector that ensure stable data throughput. It provides all the core functional requirements for any embedded application when mounted onto an application-specific carrier board.



1.3 Options Information

The conga-HPC/mRLP is currently available in one commercial and six industrial variants. The tables below show the different variants:

Table 2 Commercial Variants

Part-No.		045603	
Processor Num	ber	U300E	
P-Cores / E-Cor	res / Threads	1/4/6	
P-Core Min / Ba	ase / Turbo Freq	0.80 GHz / 1.10 GHz / 4.3 GHz	
E-Core Min / Tu	ırbo Freq	0.90 GHz / 3.2 GHz	
Cache		8 MB Intel® Smart Cache	
Processor Grap	hics	Intel® UHD Graphics (48 EU)	
- Max Dynamic	Freq	1.10 GHz	
Onboard Storag	ge	NVMe SSD	
- Storage Size		128 GB	
Memory Specifi	ications	LPDDR5x 6000 MT/s	
- Memory Size		16 GB	
- ECC Memory	Supported	No	
PCle® Lanes	Gen 3	Up to 8 lanes	
	Gen 4	8 lanes	
Ethernet Contro	oller	Intel® i226-V	
- TSN Supporte	ed	Yes	
CPU Use Condi	tion ¹	Embedded Broad Market	
		Commercial Temp	
CPU Tjunction	Min.	0°C	
Max.		100°C	
DTR (Cold to H	ot Transition) ²	T _{Boot} + 70°C	
DTR (Hot to Co	ld Transition) ²	T _{Boot} - 70°C	
Processor Power Min / Base / Max / Turbo		12 W / 15 W / 28 W / 55 W	



^{1.} Intel[®] SoC use conditions. For more information, see Intel[®] documentation.

^{2.} T_{Boot} is the boot temperature. If the Tjunction is not within the DTR range, you must reboot the system. See Intel documentation for more information.



Table 3 Industrial Variants

Part-No.		045600	045601	045602	045604
Processor Number		Intel® Core™ i7-1365URE	Intel® Core™ i5-1345URE	Intel® Core™ i3-1315URE	Intel® Core™ i7-1370PRE
P-Cores / E-Co	res / Threads	2/8/12	2/8/12	2/4/8	6/8/20
P-Core Min / B	ase / Turbo Freq	1.20 GHz / 1.70 GHz / 4.90 GHz	1.00 GHz / 1.40 GHz / 4.6 GHz	0.80 GHz / 1.20 GHz / 4.50 GHz	1.30 GHz / 1.90 GHz / 4.80 GHz
E-Core Min / To	urbo Freq	1.20 GHz / 3.70 GHz	1.10 GHz / 3.40 GHz	0.90 GHz / 3.30 GHz	1.20 GHz / 3.70 GHz
Cache		12 MB Intel® Smart Cache	12 MB Intel® Smart Cache	10 MB Intel® Smart Cache	24 MB Intel® Smart Cache
Processor Grap	ohics	Intel® Iris® Xe Graphics (96 EUs)	Intel® Iris® Xe Graphics (80 EUs)	Intel® UHD Graphics (64 EUs)	Intel® Iris® Xe Graphics (96 EUs)
- Max Dynamic	Freq	1.30 GHz	1.25 GHz	1.20 GHz	1.40 GHz
Onboard Stora	ige	NVMe SSD	NVMe SSD	NVMe SSD	NVMe SSD
- Storage Size		128 GB	128 GB	128 GB	128 GB
Memory Speci	fications	LPDDR5x 6000 MT/s	LPDDR5x 6000 MT/s	LPDDR5x 6000 MT/s	LPDDR5x 6000 MT/s
- Max Memory	Size	32 GB	16 GB	16 GB	32 GB
- ECC Memory	Supported	In-band ECC	In-band ECC	In-band ECC	In-band ECC
PCIe® Lanes	Gen 3	Up to 8 lanes	Up to 8 lanes	Up to 8 lanes	Up to 8 lanes
	Gen 4	8 lanes	8 lanes	8 lanes	8 lanes
Ethernet Contr	oller	Intel® i226-IT	Intel® i226-IT	Intel® i226-IT	Intel® i226-IT
- TSN Supporte	ed	Yes	Yes	Yes	Yes
CPU Use Cond	ition ¹	Industrial Extended Temp	Industrial Extended Temp	Industrial Extended Temp	Industrial Extended Temp
CPU Tjunction	Min.	- 40°C	- 40°C	- 40°C	- 40°C
	Max.	100°C	100°C	100°C	100°C
DTR (Cold to Hot Transition) ²		T _{Boot} + 110°C	T _{Boot} + 110°C	T _{Boot} + 110°C	T _{Boot} + 110°C
DTR (Hot to Co	old Transition) ²	T _{Boot} - 110°C	T _{Boot} - 110°C	T _{Boot} - 110°C	T _{Boot} - 110°C
Processor Pow Min / Base / M		12 W / 15 W / 28 W / 55 W	12 W / 15 W / 28 W / 55 W	12 W / 15 W / 28 W / 55 W	20 W / 28 W / 35 W / 64 W

Note

^{1.} Intel® SoC use conditions. For more information, see Intel® documentation.

^{2.} T_{Boot} is the boot temperature. If the Tjunction is not within the DTR range, you must reboot the system. See Intel documentation for more information.

Part-No.		045605	045606
Processor Number		Intel® Core™ i5-1350PRE	Intel® Core™ i3-1320PRE
P-Cores / E-Cor	es / Threads	4/8/16	4/4/12
P-Core Min / Ba	ase / Turbo Freq	1.20 GHz / 1.80 GHz / 4.60 GHz	1.20 GHz / 1.70 GHz / 4.50 GHz
E-Core Min / Tu	irbo Freq	1.30 GHz / 3.40 GHz	1.20 GHz / 3.30 GHz
Cache		12 MB Intel® Smart Cache	12 MB Intel® Smart Cache
Processor Grap	hics	Intel® Iris® Xe Graphics (80 EUs)	Intel® UHD Graphics (48 EUs)
- Max Dynamic	Freq	1.40 GHz	1.20 GHz
Onboard Storag	ge	NVMe SSD	NVMe SSD
- Storage Size		128 GB	128 GB
Memory Specifi	ications	LPDDR5x 6000 MT/s	LPDDR5x 6000 MT/s
- Max Memory	Size	16 GB	16 GB
- ECC Memory	Supported	In-band ECC	In-band ECC
PCIe® Lanes	Gen 3	Up to 8 lanes	Up to 8 lanes
	Gen 4	8 lanes	8 lanes
Ethernet Contro	oller	Intel® i226-IT	Intel® i226-IT
- TSN Supporte	d	Yes	Yes
CPU Use Condi	tion ¹	Industrial Extended Temp	Industrial Extended Temp
CPU Tjunction	Min.	- 40°C	- 40°C
Max.		100°C	100°C
DTR (Cold to Hot Transition) ²		T _{Boot} + 110°C	T _{Boot} + 110°C
DTR (Hot to Cold Transition) ²		T _{Boot} - 110°C	T _{Boot} - 110°C
Processor Min / Base / Ma	ax / Turbo Power	20 W / 28 W / 35 W / 64 W	20 W / 28 W / 35 W / 64 W



- ^{1.} Intel[®] SoC use conditions. For more information, see Intel[®] documentation.
- ^{2.} T_{Boot} is the boot temperature. If the Tjunction is not within the DTR range, you must reboot the system. See Intel documentation for more information.

2 Specifications

2.1 Feature List

Table 4 Feature Summary

Form Factor	COM-HPC Mini				
CPUs	Intel® Core™ 13th Gen Processors Raptor Lake-P (U-Series, P-Series)				
DRAM	Up to 64 GB LPDDR5x max. 6000 MT/s SDRAM soldered down dual channel IBECC on industrial SKUs				
Graphics	Integrated Iris® Xe graphics architecture with up to 96 EUs or Intel® UHD Graphics with 48 EUs				
Display	Up to 2x DP/DP++ 1x eDP				
Ethernet	2x 2.5 GbE with TSN support via Intel® i226 Ethernet controller series				
I/O Interfaces	2x 4 PCIe Gen4 up to 8x PCIe Gen3 Up to 1x USB 4.0 (option) up to 4x USB 3.2 Gen2x1 up to 8x USB 2.0 Up to 2x SATA III SPI 2x UART 12x GPIO 2x MIPI-CSI				
Audio	HDA				
Storage	NVMe SSD with 128GB (optional up to 1 TB capacity)				
congatec Board controller	Multi-stage Watchdog non-volatile User Data Storage Manufacturing and Board Information Board Statistics I ² C bus (fast mode, 400 kHz, multi-master) Power Loss Control Hardware Health Monitoring POST Code redirection				
Embedded BIOS Feature	AMI Aptio® UEFI firmware 32 Mbyte serial SPI with congatec Embedded BIOS feature OEM Logo OEM CMOS Defaults LCD Control Display Auto Detection Backlight Control Flash Update				
Security	Trusted Platform Module (TPM 2.0)				
Power Management	ACPI 5.0a with battery support				
Operating Systems	Microsoft® Windows 11 Microsoft® Windows 11 IoT Enterprise Microsoft® Windows 10 Microsoft® Windows 10 IoT Enterprise Linux Yocto				
Hypervisor	RTS Real-Time Hypervisor				
Temperature Range	Commercial variants Operation: 0°C to +60°C Industrial variants Operation: -40°C to +85°C Storage Temperature: -20 to +80°C Storage Temperature: -40 to +85°C				
Humidity	Operation: 10 to 90% r. H. non cond. Storage: 5 to 95% r. H. non cond.				
Size	95 x 70 mm ²				



2.2 Supported Operating Systems

The conga-HPC/mRLP supports the following operating systems:

- Microsoft® Windows 11, 64-bit
- Microsoft® Windows 11 IoT Enterprise, 64-bit
- Microsoft® Windows 10 Enterprise, 64-bit (2021 LTSC)
- Microsoft® Windows 10 IoT Enterprise, 64-bit (2021 LTSC)
- Linux Ubuntu (64-bit)
- Yocto (64-bit)
- RTS Real-Time Hypervisor




1. The conga-HPC/mRLP supports only native UEFI Operating Systems. Legacy Operating Systems which require CSM (Compatibility Support Module) as part of the UEFI firmware are not supported anymore.

2.3 Mechanical Dimensions

The conga-HPC/mRLP has the following dimensions:

- length of 70 mm
- width of 95 mm
- PCB height of 2 mm +/- 10%

The overall height of an assembly is shown below:





2.4 Supply Voltage Standard Power

The conga-HPC/mRLP requires 8 - 20 V DC input power.

2.4.1 Electrical Characteristics

Power supply pins on the module's connectors limit the amount of input power. The following table provides an overview of the limitations for the conga-HPC/mRLP.

Table 5 Input Power - Wide Range Vin

Power Rail	Current Capability	Input Range	Minimum Input	(at minimum input voltage)		Max Module Load Power at minimum input voltage
	20% derated (Amps)	(Volts)	(Volts)	(Watts)		(Watts)
1/00	l, 1,	,	,	, ,	050/	04
VCC	12 * 1.12 = 13.4	8 - 20	8.0	107	85%	91
VCC_RTC	1.12	2.3 - 3.3	2.3			

2.4.2 Rise Time

The input voltages shall rise from 10 percent of nominal to 90 percent of nominal within a timeframe of 0.1 ms to 20 ms. The smooth turn-on requires that, during the 10 percent to 90 percent portion of the rise time, the slope of the turn-on waveform must be positive.



2.5 Power Consumption

The power consumption values were measured with the following setup:

- conga-HPC/mRLP
- modified congatec carrier board
- conga-HPC/mRLP cooling solution
- Microsoft® Windows® 10



The CPU was stressed to its maximum workload with the Intel® Power and Thermal Analysis Tool.

The power consumption values were recorded during the following system states:

Table 6 Measurement Description

System State	Description	Comment
S0: Minimum value	Lowest frequency mode (LFM) with minimum core voltage during desktop idle	
S0: Maximum value	Highest frequency mode (HFM/Turbo Boost)	The CPU was stressed to its maximum frequency
S0: Peak current	Highest current spike during the measurement of "S0: Maximum value". This state shows the peak value during runtime.	Consider this value when designing the system's power supply to ensure that sufficient power is supplied during worst case scenarios
S3	Suspend to RAM state	Power for all power states, including full on,
S5	Soft-Off state	suspend and standby, are provided through the 12 VCC pins.
S5e	Enhanced Soft-Off state (congatec proprietary)	



- 1. The fan was powered externally.
- 2. All other peripherals except a DP monitor were disconnected before measurement.

The table below provides the power consumption values for the conga-HPC/mRLP at various system states:

Table 7 Power Consumption Values

Part	Memory	H.W	BIOS	CPU			Current	(A) @ 12V		
No.	Size	Rev.	Rev.		S0: Min	S0: Max	S0: Peak	S3	S5	S5e
045603	16 GB	TBD	TBD	U300E	TBD	TBD	TBD	TBD	TBD	TBD
045600	32 GB	TBD	TBD	Intel® Core™ i7-1365URE	TBD	TBD	TBD	TBD	TBD	TBD
045601	16 GB	TBD	TBD	Intel® Core™ i5-1345URE	TBD	TBD	TBD	TBD	TBD	TBD
045602	16 GB	TBD	TBD	Intel® Core™ i3-1315URE	TBD	TBD	TBD	TBD	TBD	TBD
045604	32 GB	TBD	TBD	Intel® Core™ i7-1370PRE	TBD	TBD	TBD	TBD	TBD	TBD
045605	16 GB	TBD	TBD	Intel® Core™ i5-1350PRE	TBD	TBD	TBD	TBD	TBD	TBD
045606	16 GB	TBD	TBD	Intel® Core™ i3-1320PRE	TBD	TBD	TBD	TBD	TBD	TBD

2.6 Supply Voltage Battery Power

Table 8 CMOS Battery Power Consumption

RTC @	Voltage	Current
-10°C	3V DC	TBD μA
20°C	3V DC	TBD μA
70°C	3V DC	TBD μA



- 1. Do not use the CMOS battery power consumption values listed above to calculate CMOS battery lifetime.
- 2. Measure the CMOS battery power consumption of your application in worst case conditions (for example, during high temperature and high battery voltage).
- 3. Consider the self-discharge of the battery when calculating the lifetime of the CMOS battery. For more information, refer to application note AN9_RTC_Battery_Lifetime.pdf on congatec GmbH website at www.congatec.com/support/application-notes
- 4. We recommend to always have a CMOS battery present when operating the conga-HPC/mRLP.

2.7 Environmental Specifications

Temperature (commercial variants) Operation: 0° to 60°C Storage: -20° to 80°C

Temperature (industrial variants)

Operation: -40° to 85°C

Storage: -40° to 85°C

Humidity Operation: 10% to 90% Storage: 5% to 95%



Caution

- 1. The above operating temperatures must be strictly adhered to at all times. When using a congatec heat spreader, the maximum operating temperature refers to any measurable spot on the heat spreader's surface.
- 2. Humidity specifications are for non-condensing conditions.
- 3. Disable Turbo mode for industrial use conditions.




For long term storage of the conga-HPC/mRLP (more than six months), keep the conga-HPC/mRLP in a climate-controlled building at a constant temperature between 5°C and 40°C, with humidity of less than 65% and at an altitude of less than 3000 m. Also ensure the storage location is dry and well ventilated.

We do not recommend storing the conga-HPC/mRLP for more than five years under these conditions.



3 Block Diagram



^{*)} DDI1 requires optional BIOS



Copyright © 2024 congatec GmbH FALPm001

22/74

4 Cooling Solutions

congatec GmbH offers the following cooling solutions for the conga-HPC/mRLP. The dimensions of the cooling solutions are shown in the sub-sections. All measurements are in millimeters.

Table 9 Cooling Solution Variants

Cooling Solution	Part No	Description		
CSA	049250	Active cooling solution with 25mm overall heat sink height, integrated 12V fan and 2.7 mm bore-hole standoffs.		
	049251	Active cooling solution with 25mm overall heat sink height, integrated 12V fan and M2.5 threaded standoffs		
CSP	049252 Passive cooling solution with 24.2mm overall heat sink height and 2.7 mm bore-hole standoffs			
	049253	Passive cooling solution with 24.2mm overall heat sink heightand M2.5 threaded standoffs		
HSP 049254 Heatspreader with 2.7 mm bore-hole standoffs		Heatspreader with 2.7 mm bore-hole standoffs		
	049255	Heatspreader with M2.5 threaded standoffs		



Caution


- 1. The congatec heatspreaders/cooling solutions are tested only within the commercial temperature range of 0° to 60°C. Therefore, if your application that features a congatec heat spreader/cooling solution operates outside this temperature range, ensure the correct operating temperature of the module is maintained at all times. This may require additional cooling components for your final application's thermal solution.
- 2. The heatpipes of congatec heatspreaders/cooling solutions are filled with water by default. To ensure optimal cooling performance, they should not be stored at temperatures below -20°C. If the storage temperature drops below -10°C, the heatpipes should be pre-heated before operation. Optionally, the heatpipes can be filled with acetone instead.
- 3. For adequate heat dissipation, use the mounting holes on the cooling solution to attach it to the module. Apply thread-locking fluid on the screws if the cooling solution is used in a high shock and/or vibration environment. To prevent the standoff from stripping or cross-threading, use non-threaded carrier board standoffs to mount threaded cooling solutions.
- 4. For applications that require a vertically-mounted cooling solution, use only coolers that secure the thermal stacks with fixing post. Without the fixing post feature, the thermal stacks may move.
- 5. Do not exceed the recommended maximum torque. Doing so may damage the module or the carrier board, or both.




- 1. We recommend a maximum torque of 0.4 Nm for carrier board mounting screws and 0.5 Nm for module mounting screws.
- 2. The gap pad material used on congatec heat spreaders may contain silicon oil that can seep out over time depending on the environmental conditions it is subjected to. For more information about this subject, contact your local congatec sales representative and request the gap pad material manufacturer's specification.
- 3. For optimal thermal dissipation, do not store the congatec cooling solutions for more than six months.



4.1 CSA Dimensions







 \bigcirc M2.5 x 11 mm threaded standoff for threaded version or \bigcirc 2.7 x 11 mm non-threaded standoff for borehole version





4.2 CSP Dimensions






 \bigcirc M2.5 x 11 mm threaded standoff for threaded version or \emptyset 2.7 x 11 mm non-threaded standoff for borehole version





4.3 HSP Dimensions











5 Onboard Temperature Sensors

The conga-HPC/mRLP features two temperature sensor on the top-side and one temperature sensors on the bottom-side. The location of each sensor and the fan connector (X4) is indicated in the drawings below:







6 Connector Rows

The conga-HPC/mRLP is connected to the carrier board via one 400-pin connector (COM-HPC® Mini pinout). This connector (J1) is broken down into four rows: A, B, C, and D. The following subsystems can be found on these connector rows.

6.1 NBASE-T Ethernet

The conga-HPC/mRLP offers two 2.5 Gigabit Ethernet interfaces (NBASET[0:1]) via two onboard Intel® i226-IT/V controllers by default.

The 2.5 Gigabit Ethernet interfaces support:

- full-duplex operation at 10/100/1000/2500 Mbps
- half-duplex operation at 10/100 Mbps
- Intel® Active Management Technology (AMT) accesible via NBASET0 ¹
- Time-Sensitive Networking (TSN) for industrial variants (Intel® i226-IT controllers) 1,2
- one Software Defined Pin (SDP) per interface according to IEEE 1588

Optionally, the conga-HPC/mRLP can offer up to two additional PCIe root ports instead of NBASET[0:1] (BIOS Setup option). For more information, see section 6.2 "PCI Express (PCIe)".

The table below explains the NBASET[0:1] link indicators:

Table 10 NBASET[0:1] Link Indicators

	When Active (Low)
NBASET[0:1]_LINK_MAX#	2.5 Gbit/s link
NBASET[0:1]_LINK_MID#	1 Gbit/s link
NBASET[0:1]_LINK_ACT#	Link and toggles for activity (either receive or transmit)



- ^{1.} Not supported by commercial conga-HPC/mRLP variants with Intel® i226-V controllers (see section 1.3 "Options Information").
- ^{2.} Not supported in Windows® Operating Systems.



6.2 PCI Express (PCIe)

The conga-HPC/mRLP can support the PCIe® link configurations listed in the table below:

Table 11 Supported PCIe® Link Configurations

Lane		Link		Gen	Source	Option	TX Cap	RX Cap									
15																	
14	_	_	1														
13		x2	×4														
12	x1	XZ		4	CPU		On Madula	Off Module									
11				4	CFU	_	On Module	Offiviodule									
10	_	_	×4	×4													
09		2			X4	X4	X4	X4	X4	X4	Х4	Х4	Х4	Х4			
08	x1	x2															
07	x1	2			PCH HSIO #11	SATA0	-										
06	x1	x2	1		PCH HSIO #10	SATA1											
05	x1	2	×4	×4	X4	×4	x4	x4	X4	х4	x4		PCH HSIO #9]		
04	x1	x2						3	PCH HSIO #8	_		00004					
03	x1	2	2			2	2	2	0		3	PCH HSIO #7	_	Off Module	Off Module		
02	x1	x2			PCH HSIO #6												
01	x1	v2	x4		PCH HSIO #5		1										
00	x1	x2			PCH HSIO #4												



- 1. Lanes 00:07 collectively support a maximum of 4 links by default. Optionally, lanes 00:07 can support up to 6 links if the NBASET[0:1] interfaces are disabled in BIOS Setup menu. This is a limitation of the PCH.
- 2. Lanes 06:07 can be disabled in BIOS Setup menu to support SATA1 and SATA0 respectively instead.
- 3. Default link width highlighted in green. Optional link configurations require a customized BIOS.

6.3 Serial ATA

Optionally, the conga-HPC/mRLP can offer two Serial ATA interfaces (SATA[0:1]) instead of two PCIe[®] lanes (PCIE[6:7]) (BIOS Setup option). The interfaces support:

- independent DMA operation
- SATA specification 3.2
- data transfer rates up to 6.0 Gb/s
- AHCI mode using memory space and RAID mode
- Hot-plug detect

For more information, see section 6.2 "PCI Express (PCIe)".

6.4 USB4 / TBT / DDI / USB 3.2 / USB 2.0 Interfaces

The conga-HPC/mRLP supports eight USB 2.0 ports and eight Super Speed lanes that may be used for USB4, TBT, DDI or USB 3.2 interfaces according to the "Configuration 1" and "Configuration 2" defined in the COM-HPC® Module Base Specification.

The conga-HPC/mRLP supports "Configuration 2" by default. Optionally, it can support "Configuration 1" instead (Optional BIOS). The interfaces supported by each configuration are listed in the table below:

Table 12 Supported Super Speed Lane Configurations

Configuration 1 (Optional BIOS)	Configuration 2 (Default BIOS)
DDI #0	DDI #0
DDI #1	USB4 #0
USB3 #3	USB3 #3
USB3 #2	USB3 #2
USB3 #1	USB3 #1
USB3 #0	USB3 #0



For information about implementing USB4, TBT, DDI, USB 3.2 and USB 2.0 interfaces, refer to the COM-HPC® Module Base Specification Revision 1.20 and COM-HPC® Carrier Design Guide.



The USB interfaces support the functions listed in the table below:

Х

Table 13 USB4, TBT, USB 3.2 and USB 2.0 Ports

Function	USB4 #0 ¹	USB 3.2 #0	USB 3.2 #1	USB 3.2 #2	USB 3.2 #3	USB 2.0 #0	USB 2.0 #1	USB 2.0 #2
USB 1.0	×	×	×	×	×	×	×	×
USB 1.1	x	x	×	×	×	×	x	×
USB 2.0	x	x	x	×	×	х	×	х
USB 3.2 Gen 1x1	×	×	×	×	×			
USB 3.2 Gen 2x1	x	x	x	×	×			
USB 3.2 Gen 2x2	×					-		

Note

USB4 Gen 2x2

USB4 Gen 3x2

DisplayPort over Type-C
Thunderbolt™ 4 capable ²

- ^{1.} Either USB4 (default BIOS) or DD1 (optional BIOS) can be supported.
- ^{2.} Official Thunderbolt™ 4 branding requires certification. Refer to Intel® documentation for more information.
- ^{3.} The numbering of the ports (indicated by #x) does not correspond to the pin names of the COM-HPC® connector.

The USB 2.0 and Super Speed pairs assigned to each USB interface are listed in the table below:

Table 14 USB 2.0 and SS Pair Assignments

	USB4 #0 ¹	USB 3.2 #0	USB 3.2 #1	USB 3.2 #2	USB 3.2 #3	USB 2.0 #0	USB 2.0 #1	USB 2.0 #2
Required USB 2.0 Pair	USB0	USB5	USB3	USB4	USB1	USB2	USB6	USB7
Required SS-Pair	2/3	7	6	5	4	-	-	-



- ^{1.} Either USB4 (default BIOS) or DD1 (optional BIOS) can be supported.
- ² The numbering of the ports (indicated by #x) does not correspond to the pin names of the COM-HPC® connector.
- ^{3.} For information about implementing USB4, TBT, DDI, USB 3.2 and USB 2.0 interfaces, refer to the COM-HPC® Module Base Specification Revision 1.20 and COM-HPC® Carrier Design Guide.



6.5 Display Interfaces

The conga-HPC/mRLP can offer up to three display interfaces as listed in the table below:

Table 15 Display Combinations and Resolutions

DDI0 ¹			DDI1 1,2	eDP ¹		
Interface	Max. Resolution	Interface	Max. Resolution	Interface	Max. Resolution	
DP++	4096x2304 60Hz 36bpp	DP++	4096x2304 60Hz 36bpp	eDP	4096x2304 60Hz 36bpp	
	5120x3200 60Hz 24bpp		5120x3200 60Hz 24bpp		5120x3200 60Hz 24bpp	
	DSC: 5120x3200 120Hz 30bpp		DSC: 5120x3200 120Hz 30bpp		DSC: 5120x3200 120Hz 30bpp	
	DSC: 7680x4320 60Hz 30bp		DSC: 7680x4320 60Hz 30bp		-	



- A single DP++ display supports max. 7680 x 4320 @ 60Hz, 30 bpp with DSC. A single eDP™ display supports max. 5120 x 3200 @ 120Hz, 30 bpp with DSC. The actual display resolution dependents on several design factors and therefore may be lower on your system.
- ^{2.} Either DD1 (default) or USB4 (optional BIOS) can be supported.

6.5.1 DisplayPort Dual-Mode (DP++)

The conga-HPC/mRLP offers up to two DP++ interfaces (DDI[0:1])¹ with support for:

- VESA® DisplayPort™ Standard 1.4a
- HDCP 2.3 and 1.4 content protection
- Various audio formats



- ^{1.} Either USB4 (default BIOS) or DD1 (optional BIOS) can be supported.
- ² For information about implementing USB4, TBT, DDI, USB 3.2 and USB 2.0 interfaces, refer to the COM-HPC® Module Base Specification Revision 1.20 and COM-HPC® Carrier Design Guide.



6.5.2 Embedded DisplayPort (eDP)

The conga-HPC/mRLP offers one eDP™ interface with support for:

- VESA® Embedded DisplayPort™ Standard 1.4b
- Spread-Spectrum Clocking
- Multi-Stream Transport (MST)
- eDP™ display authentication

6.6 eSPI Interface

The conga-HPC/mRLP offers an eSPI interface for general purpose carrier board devices such as Super I/O, FPGAs, CPLDs and so on. The interface offers one chip select pin (eSPI_CS0#) for carrier board devices. eSPI_CS1# is not supported.

6.7 Boot SPI Interface

The conga-HPC/mRLP offers a Boot SPI interface for a carrier-based SPI BIOS flash device. The congatec onboard flash device (Winbond W25R256JW 1.8V) and TPM device (Infineon SLB9672 FW15) are also connected to this Boot SPI interface.

The pins to select the carrier-based SPI BIOS flash device are described in the section 6.8 "BIOS Boot Selection" below.



- 1. The power supply to the carrier board SPI (VCC_BOOT_SPI) is 1.8 V.
- 2. The onboard SPI flash is disabled when the carrier board SPI flash is enabled.

6.8 BIOS Boot Selection

The boot select pins BSELO-BSEL2 are configured to load the BIOS firmware from the conga-HPC/mRLP by default. Optionally, you can configure these pins to load the BIOS firmware from the carrier board SPI flash as described in the table below:


Table 16 BIOS Select Options

BSEL2	BSEL1	BSEL0	Boot Option
1	1	1	Boot from module SPI flash (default)
1	1	0	Boot from carrier board SPI flash



6.9 Camera Serial Interface (CSI) Ports

The conga-HPC/mRLP offers two MIPI CSI-2® compatible input ports (CSI[0:1]) with support for x2 and x4 lane configurations. The signals are routed to two flat foil connectors (X1, X2) located on the bottom-side of the module. CSI0 signals are routed to connector X1. CSI1 signals are routed to connector X2.





X1, X2: 22 conductor, 0.5mm Flat Foil Cables (FCC) with exposed contacts facing downwards (e.g., TE Connectivity 2-1734592-2 or Sunfun FDS0520)



The CSI ports are currently untested because the software does not support them yet.



The pinout of both CSI connectors is described in the table below:

Table 17 MIPI-CSI Signal Descriptions (X1, X2)

Signal	Pin #	Description	I/O Type	I/O Level	Power Domain	PU / PD	Comments
CSIx_RX0+	4	Camera input differential pairs	I	D-PHY	S0		'x' is 0 or 1 for camera 0 or 1
CSIx_RX0-	5		LV_DIFF	M-PHY			Inputs to COM.0
CSIx_RX1+	7						Inputs to COIVI.0
CSIx_RX1-	8						
CSIx_RX2+	10						
CSIx_RX2-	11						
CSIx_RX3+	13						
CSIx_RX3-	14						
CSIx_CK+	16	Camera clock input differential pair	I	D-PHY	S0		Inputs to COM.0
CSIx_CK-	17		LV_DIFF	M-PHY			
I2C_CAMx_CK	19	I2C clock for serial camera data support link	I/O OD CMOS	1.8V	S0	PU 2.2K	MIPI-CSI 2.0 mode uses I2C which requires PU
or		or	or	or		or	
CSIx_TX+		'+' side of a differential pair used for camera side band signaling	O LV_DIFF	MIPI M-PHY		No PU	MIPI-CSI 3.0 mode uses a differential pair, no PU required
I2C_CAMx_DAT	20	I2C data for serial camera data support link	I/O OD CMOS	1.8V	S0	PU 2.2K	MIPI-CSI 2.0 mode uses I2C which requires PU
or		or	or	or		or	
CSIx_TX-		'-' side of a differential pair used for camera side band signaling	O LV_DIFF	MIPI M-PHY		No PU	MIPI-CSI 3.0 mode uses a differential pair, no PU required
CAMx_PWR#	21	Camera 2 Power Enable, active low output.	O CMOS	1.8V	SO		
CAMx_RST#	12	Camera 2 reset, active low output	O CMOS	1.8V	S0		
CAMx_MC	22	Master clock output	O CMOS	1.8V	S0		
CAMx_VCC	1, 2	Power		3.3V	S0		VCC Power to MIPI Camera (Max. 3.3W @ 3.3V for each connector)
GND	3, 6,	Ground			S0		GND for MIPI Camera power
	9, 15, 18						and signals



6.10 Audio Interfaces

The conga-HPC/mRLP offers the following audio interfaces by default:

- one Intel® High Definition Audio (HDA) interface
- two MIPI SoundWire® interfaces

Optionally, the conga-HPC/mRLP can offer two additional MIPI SoundWire® interfaces or one I2S interface instead of HDA (assembly option).



The MIPI SoundWire® and I²S interfaces are not verified because the Intel® drivers are currently not available. For a verified audio interface, we recommend to use HDA.

6.11 Asynchronous Serial Port Interfaces

The conga-HPC/mRLP offers two 16C550 compatible UART interfaces (UART[0:1]) via the congatec Board Controller by default. The interfaces support hardware handshake, flow control, and up to 115200 baud rate.

6.12 I²C Ports

The conga-HPC/mRLP offers three I^2C ports (I2C[0:2]) via the congatec Board Controller with support for 400 kHz operation and multi-master mode. I2C0 also supports interrupts via the I2C0_ALERT# signal.



- 1. You need the congatec CGOS driver and API to access the I^2C interface.
- 2. Onboard resources are not connected to the I²C bus.

6.13 Port 80 Support on USB_PD I2C Bus

The conga-HPC/mRLP offers BIOS Port 80h debug information over the USB Power Delivery I²C Bus (USB_PD_I2C_DAT and USB_PD_I2C_CLK). The debug information is serialized and must be deserialized on the carrier board. For information on how to deserialize and display the debug information on carrier board 7-segment displays, refer to the COM-HPC® Carrier Design Guide.



6.14 General Purpose SPI Port

The conga-HPC/mRLP offers a general purpose SPI port and two chip selects (GP_SPI_CS[0:1]#) via the congatec Board Controller by default.

Optionally, the general purpose SPI port can be provided via the Intel® chipset instead with support for GP_SPI_CSO# only (assembly option).

6.15 SMBus

The conga-HPC/mRLP offers a System Management Bus (SMBus) via the Intel® chipset. The SMBus can be either always connected or isolated via a switch (BIOS Setup option).

The table below lists addresses reserved for onboard devices on the conga-HPC/mRLP:

Table 18 Reserved SMBus Addresses on the conga-HPC/mRLP

7-bit Address	Onboard SMBus Device				
0x6F	Voltage regulator for primary fan				



Make sure the address space of the carrier board SMBus devices does not overlap the address space of the module devices. For more information, refer to the COM-HPC® Module Base Specification and COM-HPC® Carrier Design Guide.


6.16 General Purpose Input Outputs (GPIOs)

The conga-HPC/mRLP offers 12 general purpose inputs and outputs (GPIO_[00:11]) via the congatec Board Controller.



6.17 Power Control

The conga-HPC/mRLP operates over a range of 8 V to 20 V input power. Its power-up sequence is illustrated below:





For more information about the power sequencing requirements, refer to the COM-HPC® Module Base Specification 1.20.



6.18 Power Management

ACPI

The conga-HPC/mRLP supports Advanced Configuration and Power Interface (ACPI) specification, revision 5.0a. For more information, see section 8.5 "ACPI Suspend Modes and Resume Events".

DEEP Sx

The Deep Sx is a lower power state employed to minimize the power consumption while in S3/S4/S5. In the Deep Sx state, the system entry condition determines if the system context is maintained or not. All power is shut off except for minimal logic which supports limited set of wake events for Deep Sx. The Deep Sx on resumption, puts system back into the state it is entered from. In other words, if Deep Sx state was entered from S3 state, then the resume path will place system back into S3.

S5e Power State

The conga-HPC/mRLP features a congatec proprietary Enhanced Soft-Off power state, described in section 7.1.4 "Enhanced Soft-Off State".

6.19 Inrush and Maximum Current Peaks

The inrush current on the conga-HPC/mRLP can rise as high as TBD A on the VCC power rail. Therefore, ensure the power supply and decoupling capacitors on the carrier board are adequate for proper power sequencing.



7 Additional Features

7.1 congatec Board Controller (cBC)

The conga-HPC/mRLP is equipped with a Microchip microcontroller. This onboard microcontroller plays an important role for most of the congatec embedded/industrial PC features. It fully isolates some of the embedded features such as system monitoring or the I²C bus from the x86 core architecture, which results in higher embedded feature performance and more reliability, even when the x86 processor is in a low power mode. It also ensures that the congatec embedded feature set is fully compatible amongst all congatec modules.

The congatec Board Controller (cBC) supports the following features:

- Board information (See section 7.1.1)
- Watchdog (See section 7.1.2)
- Asynchronous Serial Port Interfaces (See section 6.11)
- I²C Ports (See section 6.12)
- Port 80 Support on USB_PD I2C Bus (See section 6.13)
- General Purpose SPI Port (See section 6.14)
- SMBus (See section 6.15)
- General Purpose Input Outputs (GPIOs) (See section 6.16)
- Fan Control (See section 7.1.3)
- Enhanced Soft-Off State (section 7.1.4)
- Power Loss Control (See section 7.1.5)

7.1.1 Board Information

The cBC provides a rich data-set of manufacturing and board information such as serial number, EAN number, hardware and firmware revisions, and so on. It also keeps track of dynamically changing data like runtime meter and boot counter.

7.1.2 Watchdog

The cBC provides a multi stage watchdog solution that is triggered by software. For more information about the Watchdog feature, refer to the application note AN3_Watchdog.pdf available at www.congatec.com.



7.1.3 Fan Control


The cBC provides signals for a primary and secondary fan. Signals for the primary fan are routed to onboard connector X4. Signals for the secondary fan are routed to the COM-HPC® connector.

For the location of the onboard connector and information about the temperature sensors, see section 5 "Onboard Temperature Sensors".

The pinout of the primary fan connector (X4) is described in the table below:

Table 19 Primary Fan Connector (X4) Pinout

Pin	Signal
1	GND
2	+12V_FAN (max. 700mA)
3	CPU_FAN_TACHIN
4	CPU_FAN_PWMOUT





X4: 4x1 pins, 1.25mm pitch (Molex 53261-0471); Possible Mating Connector: Molex 51021-0400



A four wire fan must be used to generate the correct speed readout.

7.1.4 Enhanced Soft-Off State

The cBC provides an enhanced Soft-Off state (S5e)—a congatec proprietary low-power Soft-Off state. In this state, the CPU module switches off almost all the onboard logic to reduce the power consumption to absolute minimum (between TBD mA).

The S5e supports power button, sleep button and SMBALERT# wake events. Refer to congatec application note AN36_S5e_Implementation.pdf for detailed description of the S5e state.



7.1.5 Power Loss Control

The cBC provides the power loss control feature. The power loss control feature determines the behaviour of the system after a power loss occurs. The power loss control feature has three different modes that define how the system responds when power is restored after a power loss occurs. The modes are:

- Turn On: The system is turned on after a power loss condition
- Remain Off: The system is kept off after a power loss condition
- Last State: The board controller restores the last state of the system before the power loss condition



- 1. If a power loss condition occurs within 30 seconds after a regular shutdown, the cBC may incorrectly set the last state to "ON".
- 2. The 30 seconds monitoring cycle applies only to the "Last State" power loss control mode.

7.2 OEM BIOS Customization

The conga-HPC/mRLP is equipped with congatec Embedded BIOS, which is based on American Megatrends Inc. Aptio UEFI firmware. The congatec Embedded BIOS allows system designers to modify the BIOS. For more information about customizing the congatec Embedded BIOS, refer to the congatec System Utility user's guide CGUTLm1x.pdf on the congatec website at www.congatec.com or contact technical support. The supported customization features are described in the following sub-sections.

7.2.1 OEM Default Settings

This feature allows system designers to create and store their own BIOS default configuration. Customized BIOS development by congatec for OEM default settings is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. For information on how to add OEM default settings to the congatec Embedded BIOS, refer to the application note AN8_Create_OEM_Default_Map.pdf available at www.congatec.com.

7.2.2 OEM Boot Logo

This feature allows system designers to replace the standard text output displayed during POST with their own BIOS boot logo. Customized BIOS development by congatec for OEM Boot Logo is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. For information on how to add an OEM boot logo to the congatec Embedded BIOS, refer to the application note AN11_Create_And_Add_Bootlogo.pdf available at www.congatec.com.



7.2.3 OEM POST Logo

This feature allows system designers to replace the congatec POST logo displayed in the upper left corner of the screen during BIOS POST with their own BIOS POST logo. Use the congatec system utility CGUTIL 1.5.4 or later to replace/add the OEM POST logo.

7.2.4 OEM DXE Driver

This feature allows designers to add their own UEFI DXE driver to the congatec embedded BIOS. Contact congatec technical support for more information on how to add an OEM DXE driver.

7.3 congatec Battery Management Interface

To facilitate the development of battery powered mobile systems based on embedded modules, congatec GmbH defined an interface for the exchange of data between a CPU module (using an ACPI operating system) and a Smart Battery system. A system developed according to the congatec Battery Management Interface Specification can provide the battery management functions supported by an ACPI capable operating system (for example, charge state of the battery, information about the battery, alarms/events for certain battery states and so on) without the need for additional modifications to the system BIOS.

In addition to the ACPI-Compliant Control Method Battery mentioned above, the latest versions of the conga-HPC/mRLP BIOS and board controller firmware also support LTC1760 battery manager from Linear Technology and a battery only solution (no charger). All three battery solutions are supported on the I²C bus and the SMBus. This gives the system designer more flexibility when choosing the appropriate battery sub-system. For more information about the supported Battery Management Interface, contact your local sales representative.

7.4 API Support (CGOS)

In order to benefit from the above mentioned non-industry standard feature set, congatec provides an API that allows application software developers to easily integrate all these features into their code. The CGOS API (congatec Operating System Application Programming Interface) is the congatec proprietary API that is available for all commonly used Operating Systems such as Win32, Win64, Win CE, Linux. The architecture of the CGOS API driver provides the ability to write application software that runs unmodified on all congatec CPU modules. All the hardware related code is contained within the congatec embedded BIOS on the module. See section 1.1 of the CGOS API software developers guide, available at www.congatec.com.



7.5 Security Features

The conga-HPC/mRLP is equipped with an onboard SPI TPM 2.0 (Infineon SLB 9672VU2.0 FW15 for commercial variants and SLB 9672XU2.0 FW15 for industrial variants).

7.6 NVMe

The conga-HPC/mRLP offers an onboard BGA NVMe (Micron 2100AI) with 128 GB by default. The NVMe is connected via a x1 PCIe Gen 3 link.

Optionally, the NVMe can be offered in the following storage capacities (assembly option):

- 64 GB
- 256 GB
- 512 GB
- 1 TB

8 conga Tech Notes

The conga-HPC/mRLP has some technological features that require additional explanation. The following section will give the reader a better understanding of some of these features.

8.1 Adaptive Thermal Monitor and Catastrophic Thermal Protection

Intel® Xeon, Core™ i9/i7/i5/i3 and Celeron® processors have a thermal monitor feature that helps to control the processor temperature. The integrated TCC (Thermal Control Circuit) activates if the processor silicon reaches its maximum operating temperature. The activation temperature that the Intel® Thermal Monitor uses to activate the TCC can be slightly modified via TCC Activation Offset in BIOS setup submenu "CPU submenu".

The Adaptive Thermal Monitor controls the processor temperature using two methods:

- Adjusting the processor's operating frequency and core voltage (EIST transitions)
- Modulating (start/stop) the processor's internal clocks at a duty cycle of 25% on and 75% off

When activated, the TCC causes both processor core and graphics core to reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain active as long as the package temperature remains at its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated. Clock modulation is activated if frequency and voltage adjustments are insufficient. Additional hardware, software driver, or operating system support is not required.

Intel® Core™ i7/i5/i3, Celeron® and Pentium® processors use the THERMTRIP# signal to shut down the system if the processor's silicon reaches a temperature of approximately 125°C. The THERMTRIP# signal activation is completely independent from processor activity and therefore does not produce any bus cycles.

Note

- 1. For THERMTRIP# to switch off the system automatically, use an ATX style power supply.
- 2. The maximum operating temperature for Intel® Xeon, Core™ i9/i7/i5/i3, and Celeron® processors is 100°C.
- 3. To ensure that the TCC is active for only short periods of time, thus reducing the impact on processor performance to a minimum, it is necessary to have a properly designed thermal solution. The Intel® Xeon, Core™ i9/i7/i5/i3, and Celeron® processor's respective datasheet can provide you with more information about this subject.



8.2 Processor Performance Control

8.2.1 Enhanced Intel SpeedStep Technology (EIST)

The operating system can manage and choose P-states using the Enhanced Intel® SpeedStep® Technology. This technology offers several key features, including multiple frequencies and voltage points that optimize performance and power efficiency. These operating points are referred to as P-states, and frequency selection is software-controlled by writing to processor model-specific registers (MSRs). The voltage is adjusted based on the selected frequency and the number of active IA cores. Once established, the phase locked loop (PLL) locks onto the target frequency, which is shared by all active IA cores with the same voltage.

In a multi-core processor, the highest frequency P-state requested by any active IA core is selected. Software-requested transitions are permitted at any time, but if a previous transition is in progress, the new transition is deferred until the previous one is completed. The processor internally controls voltage ramp rates to ensure smooth transitions without glitches.

8.2.2 Intel Speed Shift Technology

Intel® Speed Shift Technology is an energy-saving approach to frequency control that relies on hardware rather than operating system control. The operating system is informed of the hardware P-states that are available and can either request a specific P-state or allow the hardware to determine the P-state.

The request made by the operating system is based on the workload requirements and knowledge of the processor's capabilities. Meanwhile, the processor's decision is influenced by various system constraints, such as workload demand, thermal limits, and the minimum and maximum levels of performance requested by the operating system, while taking into account the activity window.

8.2.3 Intel Turbo Boost Technology 2.0

The IA core/processor graphics core of the processor can automatically run faster than its base frequency, using the Intel® Turbo Boost Technology 2.0. This feature operates within power, temperature, and current limits and optimizes performance for both single-threaded and multi-threaded workloads.

With Intel® Turbo Boost Technology 2.0, the application power is directed more towards Thermal Design Power (TDP). The processor can exceed the TDP by going as high as PL2 for short durations. However, if the cooling solution is not designed accordingly, the system may face performance and thermal issues as more applications will run at the maximum power limit for extended periods. For more information about Intel® Turbo Boost 2.0 Technology visit the Intel® website.



8.2.4 Intel Performance Hybrid Architecture

The Intel® Performance Hybrid Architecture comprises two core types, namely P-Cores and E-Cores:

- P-Cores refer to performance cores
- E-Cores refer to efficient cores

Both P-Cores and E-Cores utilize the same instruction set and model-specific registers (MSRs). However, when hybrid computing is enabled, the available instruction sets are fewer than those available to P-Cores. The processor algorithm determines the frequency of both P-Cores and E-Cores to optimize performance and power usage. The Intel® Performance Hybrid Architecture architecture is optimized for a wide range of workload types, including:

- single threaded
- · partially threaded
- multi threaded

For more information about Intel® Performance Hybrid Architecture, refer to the Intel® website:

https://www.intel.com/content/www/us/en/developer/articles/technical/hybrid-architecture.html

8.3 Intel® Virtualization Technology

Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. With this technology, multiple, independent operating systems can run simultaneously on a single system. The technology components support virtualization of platforms based on Intel® architecture microprocessors and chipsets. Intel® Virtualization Technology for Intel® 64 and Intel® Architecture (Intel® VT-x) added hardware support in the processor to improve the virtualization performance and robustness.

RTS Real-Time Hypervisor supports Intel® VT and is verified on all current congatec x86 hardware.



congatec supports RTS Hypervisor.



8.4 Thermal Management

ACPI is responsible for allowing the operating system to play an important part in the system's thermal management. This results in the operating system having the ability to implement cooling decisions according to the demands of the application.

The conga-HPC/mRLP offers hardware-based support for passive and active cooling. Passive cooling is implemented in the Intel CPU via the Thermal Control Circuit (TCC) Activation Offset setting in the CPU configuration setup sub-menu. The TCC in the processor is activated at 100°C by default but can be lowered by the Activation Offset—for example, an activation offset of "10" will activate TCC at 90°C. ACPI OS support is not required. See section 8.1 "Adaptive Thermal Monitor and Catastrophic Thermal Protection" for more information.

The congatec Board Controller (cBC) supports active cooling solution. The cBC controls the fan's speed based on the temperature readings of the CPU. This feature does not require ACPI OS support. The only software-controlled thermal trip point on conga-HPC/mRLP is the Critical Trip Point. The active or passive cooling policy should ensure that the CPU temperature does not reach this trip point. However, if the critical trip point is reached, the OS will shut down properly in order to prevent damage to the system. Use the "critical trip point" setup node in the BIOS setup menu to determine the temperature threshold at which the system shuts down.



The Automatic Critical Trip Point BIOS setting shuts down the system at 5°C above the maximum specified temperature of the processor.

8.5 ACPI Suspend Modes and Resume Events

The conga-HPC/mRLP BIOS supports S3 (Suspend to RAM), S4 (Suspend to Disk), S5 (Soft-Off) and S5e (congatec proprietary low-power Soft-Off). The table below lists the events that wake the system.

Table 20 Wake Events

Wake Event	Conditions/Remarks
Power Button	Wakes unconditionally from S3-S5; S5e
Onboard LAN Event	Device driver must be configured for Wake On LAN support
SMB_ALERT#	Wakes unconditionally from S3-S5; S5e
PCI Express WAKE#	Wakes unconditionally from S3-S5
SLEEP#	Wakes unconditionally from S3-S5; S5e
WAKE#	Wakes unconditionally from S3
PME#	Activate the wake up capabilities of a PCI device using Windows device manager configuration options for this device or set "Resume On PME#" to "Enabled" in the power setup menu
USB Mouse/Keyboard Event	When "Standby mode" is set to S3, USB hardware must be powered by standby power source. Set "USB Device Wakeup" from S3/S4 to "Enabled" in the ACPI setup menu (if setup node is available in BIOS setup program). In device manager, look for the keyboard/mouse devices. Go to the power management tab and check "Allow this device to bring the computer out of standby".
RTC Alarm	Activate and configure "Resume On RTC Alarm" in the power setup menu (only available in S5)
Watchdog Power Button Event	Wakes unconditionally from S3-S5



9 Signal Descriptions and Pinout Tables

This section describes the signals found on the conga-HPC/mRLP. The pinout complies with PICMG® COM-HPC®, revision 1.20. The table below describes the terminology used in this section. The PU/PD column indicates if a pull-up or pull-down resistor has been used. If the field entry area in this column for the signal is empty, then no pull-up or pull-down resistor has been implemented by congatec.

The "#" symbol at the end of the signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. When "#" is not present, the signal is asserted when at a high voltage level.



The Signal Description tables do not list internal pull-ups or pull-downs implemented by the chip vendors. Only pull-ups or pull-downs implemented by congatec are listed. For information about the internal pull-ups or pull-downs implemented by the chip vendors, refer to the respective chip's datasheet.

Table 21 Signal Description Terminology

Term	Description
PU	congatec implemented pull-up resistor
PD	congatec implemented pull-down resistor
I/O 1.8V	Bi-directional signal 1.8V tolerant
I/O 3.3V	Bi-directional signal 3.3V tolerant
I/O 5V	Bi-directional signal 5V tolerant
I 1.8V	Input 1.8V tolerant
I 3.3V	Input 3.3V tolerant
1 5V	Input 5V tolerant
I/O 1.8VSB	Input 1.8V tolerant active in standby state
I/O 3.3VSB	Input 3.3V tolerant active in standby state
O 1.8V	Output 1.8V signal level
O 3.3V	Output 3.3V signal level
O 5V	Output 5V signal level
OD	Open drain output
V_{OL}	Output low voltage
V _{OH}	Output high voltage
P	Power Input/Output
DDC	Display Data Channel
PCIE	PCI Express®
SATA	Serial ATA
REF	Reference voltage output. May be sourced from a module power plane.
PDS	Pull-down strap. A module output pin that is either tied to GND or is not connected. Used to signal module capabilities (pinout type) to the Carrier Board.



9.1 Connector Signal Descriptions

Table 22 Primary Connector (J1) Pinout

Pin	Row A	Pin	Row B	Pin	Row C	Pin	Row D
A01	VCC	B01	VCC	C01	VCC	D01	VCC
A02	VCC	B02	PWRBTN#	C02	RSTBTN#	D02	VCC
A03	VCC	B03	VCC	C03	VCC	D03	VCC
A04	VCC	B04	THERMTRIP#	C04	CARRIER_HOT#	D04	VCC
A05	RAPID_SHUTDOWN ²	B05	CAN_TX ¹	C05	CAN_RX ¹	D05	PLTRST#
A06	FUSA_SPI_ALERT 1	B06	TAMPER#	C06	VIN_PWR_OK	D06	FUSA_SPI_CS# ²
A07	FUSA_STATUS0 1	B07	PROCHOT#	C07	CATERR#	D07	FUSA_SPI_CLK ²
A08	FUSA_STATUS1 1	B08	SUS_S3#	C08	SUS_S4_S5#	D08	FUSA_SPI_MISO ¹
A09	PCIe_PERST_IN0# ²	B09	FUSA_VOLTAGE_ERR# 1	C09	FUSA_ALERT# 1	D09	FUSA_SPI_MOSI ²
A10	GND	B10	WD_STROBE#	C10	BATLOW#	D10	WAKE0#
A11	PCIe_REFCLKIN0- 1	B11	WD_OUT	C11	FAN_PWMOUT	D11	WAKE1#
A12	PCIe_REFCLKIN0+ 1	B12	GND	C12	FAN_TACHIN	D12	GND
A13	GND	B13	USB5-	C13	GND	D13	USB1-
A14	USB7-	B14	USB5+	C14	USB3-	D14	USB1+
A15	USB7+	B15	GND	C15	USB3+	D15	GND
A16	GND	B16	USB4-	C16	GND	D16	USB0-
A17	USB6-	B17	USB4+	C17	USB2-	D17	USB0+
A18	USB6+	B18	GND	C18	USB2+	D18	GND
A19	GND	B19	I2S_LRCLK/SNDW_CLK3/HDA_SYNC	C19	GND	D19	SS01_SDA_AUX-
A20	SS23_SDA_AUX-	B20	I2S_DOUT/SNDW_DAT3/HDA_SDO	C20	SNDW_DMIC_CLK1	D20	SS01_SCL_AUX+
A21	SS23_SCL_AUX+	B21	I2S_MCLK/HDA_RST#	C21	SNDW_DMIC_DAT1	D21	GND
A22	GND	B22	I2S_DIN/SNDW_DAT2/HDA_SDI	C22	GND	D22	SS0_TX-
A23	SS2_TX-	B23	I2S_CLK/SNDW_CLK2/HDA_BCLK	C23	SNDW_DMIC_CLK0	D23	SS0_TX+
A24	SS2_TX+	B24	RSVD ¹	C24	SNDW_DMIC_DAT0	D24	GND
A25	GND	B25	USB67_OC#	C25	GND	D25	SSO_RX-
A26	SS2_RX-	B26	USB45_OC#	C26	USB0_LSRX/DDI1_DDC_AUX_SEL	D26	SS0_RX+
A27	SS2_RX+	B27	USB23_OC#	C27	USB1_LSRX ²	D27	GND
A28	GND	B28	USB01_OC#	C28	USB0_LSTX/DDI1_HPD	D28	SS1_TX-
A29	SS3_TX-	B29	SML1_CLK	C29	USB1_LSTX ²	D29	SS1_TX+
A30	SS3_TX+	B30	SML1_DAT	C30	eDP_HPD	D30	GND
A31	GND	B31	PMCALERT#	C31	eDP_VDD_EN	D31	SS1_RX1
A32	SS3_RX-	B32	SML0_CLK	C32	eDP_BKLT_EN	D32	SS1_RX+



Pin	Row A	Pin	Row B	Pin	Row C	Pin	Row D
A33	SS3_RX+	B33	SML0_DAT	C33	eDP_BKLTCTL	D33	GND
A34	GND	B34	USB_PD_ALERT#	C34	GND	D34	ACPRESENT
A35	eDP_AUX-	B35	USB_PD_I2C_CLK	C35	USB3_AUX-1	D35	NBASET1_SDP
A36	eDP_AUX+	B36	USB_PD_I2C_DAT	C36	USB3_AUX+ 1	D36	GND
A37	GND	B37	USB_RT_ENA	C37	GND	D37	SS6_TX-
A38	eDP_TX0-	B38	USB3_LSRX ²	C38	SS6_RX-	D38	SS6_TX+
A39	eDP_TX0+	B39	USB3_LSTX ²	C39	SS6_RX+	D39	GND
A40	GND	B40	USB2_LSRX/DDI0_DDC_AUX_SEL	C40	GND	D40	SS7_TX-
A41	eDP_TX1-	B41	USB2_LSTX/DDI0_HPD	C41	SS7_RX-	D41	SS7_TX+
A42	eDP_TX1+	B42	GND	C42	SS7_RX+	D42	GND
A43	GND	B43	USB1_AUX-1	C43	GND	D43	SS4_TX-
A44	eDP_TX2-	B44	USB1_AUX+ 1	C44	SS4_RX-	D44	SS4_TX+
A45	eDP_TX2+	B45	LID#	C45	SS4_RX+	D45	GND
A46	GND	B46	SLEEP#	C46	GND	D46	SS5_TX-
A47	eDP_TX3-	B47	VCC_BOOT_SPI	C47	SS5_RX-	D47	SS5_TX+
A48	eDP_TX3+	B48	BOOT_SPI_CS#	C48	SS5_RX+	D48	GND
A49	GND	B49	BSEL0	C49	GND	D49	NBASET1_MDI0-
A50	eSPI_IO0	B50	BSEL1	C50	BOOT_SPI_IO0	D50	NBASET1_MDI0+
A51	eSPI_IO1	B51	BSEL2	C51	BOOT_SPI_IO1	D51	GND
A52	eSPI_IO2	B52	eSPI_ALERTO#	C52	BOOT_SPI_IO2 ³	D52	NBASET1_MDI1-
A53	eSPI_IO3	B53	eSPI_ALERT1# ²	C53	BOOT_SPI_IO3 ³	D53	NBASET1_MDI1+
A54	eSPI_CLK	B54	ESPI_CS0#	C54	BOOT_SPI_CLK	D54	GND
A55	GND	B55	eSPI_CS1# ²	C55	GND	D55	NBASET1_MDI2-
A56	PCIe_CLKREQ0_LO#	B56	eSPI_RST#	C56	PCIe_REFCLK0_HI-	D56	NBASET1_MDI2+
A57	PCIe_CLKREQ0_HI#	B57	PCIe_WAKE_OUT0# 1	C57	PCIe_REFCLK0_HI+	D57	GND
A58	PCIe_CLKREQ_OUT0# ²	B58	NBASET1_LINK_MID#	C58	GND	D58	NBASET1_MDI3-
A59	NBASET1_LINK_MAX#	B59	NBASET1_LINK_ACT#	C59	PCIe_REFCLK0_LO-	D59	NBASET1_MDI3+
A60	NBASET1_CTREF ¹	B60	GND	C60	PCIe_REFCLK0_LO+	D60	GND
A61	GND	B61	PCIe08_RX-	C61	GND	D61	PCIe00_TX-
A62	PCle08_TX-	B62	PCIe08_RX+	C62	PCIe00_RX-	D62	PCIe00_TX+
A63	PCle08_TX+	B63	GND	C63	PCIe00_RX+	D63	GND
A64	GND	B64	PCIe09_RX-	C64	GND	D64	PCle01_TX-
A65	PCIe09_TX-	B65	PCIe09_RX+	C65	PCIe01_RX-	D65	PCIe01_TX+
A66	PCIe09_TX+	B66	GND	C66	PCIe01_RX+	D66	GND
A67	GND	B67	PCIe10_RX-	C67	GND	D67	PCIe02_TX-/SGMII1_TX-
A68	PCIe10_TX-	B68	PCIe10_RX+	C68	PCIe02_RX-/SGMII1_RX-	D68	PCIe02_TX+/SGMII1_TX+
A69	PCle10_TX+	B69	GND	C69	PCIe02_RX+/SGMII1_RX+	D69	GND

Pin	Row A	Pin	Row B	Pin	Row C	Pin	Row D
A70	GND	B70	PCle11_RX-	C70	GND	D70	PCIe03_TX-/SGMII0_TX-
A71	PCle11_TX-	B71	PCle11_RX+	C71	PCIe03_RX-/SGMII0_RX-	D71	PCle03_TX+/SGMII0_TX+
A72	PCle11_TX+	B72	GND	C72	PCIe03_RX+/SGMII0_RX+	D72	GND
A73	GND	B73	PCle12_RX-	C73	GND	D73	PCle04_TX-
A74	PCle12_TX-	B74	PCle12_RX+	C74	PCIe04_RX-	D74	PCle04_TX+
A75	PCle12_TX+	B75	GND	C75	PCIe04_RX+	D75	GND
A76	GND	B76	PCle13_RX-	C76	GND	D76	PCle05_TX-
A77	PCle13_TX-	B77	PCle13_RX+	C77	PCIe05_RX-	D77	PCle05_TX+
A78	PCle13_TX+	B78	GND	C78	PCIe05_RX+	D78	GND
A79	GND	B79	PCle14_RX-	C79	GND	D79	PCle06_TX-/SATA1_TX-
A80	PCle14_TX-	B80	PCle14_RX+	C80	PCIe06_RX-/SATA1_RX-	D80	PCle06_TX+/SATA1_TX+
A81	PCle14_TX+	B81	GND	C81	PCIe06_RX+/SATA1_RX+	D81	GND
A82	GND	B82	PCle15_RX-	C82	GND	D82	PCIe07_TX-/SATA0_TX-
A83	PCle15_TX-	B83	PCle15_RX+	C83	PCIe07_RX-/SATA0_RX-	D83	PCIe07_TX+/SATA0_TX+
A84	PCle15_TX+	B84	GND	C84	PCIe07_RX+/SATA0_RX+	D84	GND
A85	GND	B85	TEST#	C85	GND	D85	NBASET0_MDI0-
A86	VCC_RTC	B86	RSMRST_OUT#	C86	SMB_CLK	D86	NBASET0_MDI0+
A87	SUS_CLK	B87	UART1_TX	C87	SMB_DAT	D87	GND
A88	GPIO_00	B88	UART1_RX	C88	SMB_ALERT# ³	D88	NBASET0_MDI1-
A89	GPIO_01	B89	UART1_RTS#	C89	UART0_TX	D89	NBASET0_MDI1+
A90	GPIO_02	B90	UART1_CTS#	C90	UARTO_RX	D90	GND
A91	GPIO_03	B91	I2C2_CLK/ETH_MDIO_CLK	C91	UARTO_RTS#	D91	NBASET0_MDI2-
A92	GPIO_04	B92	I2C2_DAT/ETH_MDIO_DAT	C92	UARTO_CTS#	D92	NBASET0_MDI2+
A93	GPIO_05	B93	GP_SPI_MOSI	C93	I2C0_CLK	D93	GND
A94	GPIO_06	B94	GP_SPI_MISO	C94	I2C0_DAT	D94	NBASET0_MDI3-
A95	GPIO_07	B95	GP_SPI_CS0#	C95	I2C0_ALERT#	D95	NBASET0_MDI3+
A96	GPIO_08	B96	GP_SPI_CS1#	C96	I2C1_CLK	D96	GND
A97	GPIO_09	B97	GP_SPI_CS2# ²	C97	I2C1_DAT	D97	NBASET0_LINK_MAX#
A98	GPIO_10	B98	GP_SPI_CS3# ²	C98	NBASET0_SDP	D98	NBASET0_LINK_MID#
A99	GPIO_11	B99	GP_SPI_CLK	C99	NBASET0_CTREF 1	D99	NBASETO_LINK_ACT#
A100	PINOUT_TYPE0 ¹	B100	GP_SPI_ALERT#	C100	PINOUT_TYPE1 1	D100	PINOUT_TYPE2 ¹



- 1. Not connected
- Not supportedBoot strap signal



Table 23 NBASE-T Ethernet Signal Descriptions

Gigabit Ethernet	Pin #	Description		I/O	PU/PD	Comment		
NBASETO_MDIO+ NBASETO_MDIO- NBASETO_MDI1+ NBASETO_MDI1-	D86 D85 D89 D88	Media Dependent Interface Differential Pairs 0,1,2,3. The MDI can operate in 10 Gbps, 1 Gbps, 100 Mbps and 10 Mbps modes. Some pairs are unused in some modes, per the following:						The conga-HPC/mRLP supports up to 2.5 Gbps.
NBASET0_MDI2+ NBASET0_MDI2-	D92 D91		10000BASE-T 1000BASE-T	100BASE-TX	10BASE-T			
NBASETO_MDI3+	D95	MDI[0]+/-	B1_DA+/-	TX+/-	TX+/-			
NBASET0_MDI3-	D94	MDI[1]+/-	B1_DB+/-	RX+/-	RX+/-			
NBASET1_MDI0+	D50	MDI[2]+/-	B1_DC+/-					
NBASET1_MDI0-	D49	MDI[3]+/-	B1_DD+/-					
NBASET1_MDI1+ NBASET1_MDI1- NBASET1_MDI2+ NBASET1_MDI2- NBASET1_MDI3+ NBASET1_MDI3-	D53 D52 D56 D55 D59 D58							
NBASET0_LINK_ACT# NBASET1_LINK_ACT#	D99 B59	20 mA or more c	NBASE-T Ethernet Controller activity indicator, active low. 20 mA or more current sink capability at V _{OL} of 0.4V max. 20 mA or more current source capability at V _{OH} of 2.4V min.					
NBASET0_LINK_MAX# NBASET1_LINK_MAX#	D97 A59	established at the 10G, 5G, 2.5G et 20 mA or more c	NBASE-T Ethernet Controller MAX Speed Link indicator, active low. If active, the link is established at the maximum speed that the Ethernet controller is capable of (which may be 10G, 5G, 2.5G etc). 20 mA or more current sink capability at V _{OL} of 0.4V max. 20 mA or more current source capability at V _{OH} of 2.4V min.					The conga-HPC/mRLP supports up to 2.5 Gbps.
NBASET0_LINK_MID# NBASET1_LINK_MID#	D98 B58	NBASE-T Ethernestablished but a capable of. 20 mA or more c	NBASE-T Ethernet Controller MID Speed Link indicator, active low. If active, the link is established but at a speed lower than what the maximum speed that the Ethernet controller is					
NBASET0_CTREF NBASET1_CTREF	C99 A60	Reference voltage for Carrier Board NBASET Ethernet channel 0 magnetics center tap. The reference voltage is determined by the requirements of the Module PHY and may be as low as 0V and as high as 3.3V. If not needed, these pins may be left open on the Carrier. The reference voltage output shall						Not connected
		be current limited current shall be li	d on the Module. In the omited to 250 mA or less.	case in which the refere	ence is shorted to ground, the			
NBASETO_SDP	C98			Definable Pin. Can also	be used for IEEE1588 support	I/O 3.3 VSB		
NBASET1_SDP	D35	such as a 1pps si	gnal.					



Table 24 SATA Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
PCIe07_TX+/SATA0_TX+ PCIe07_TX-/SATA0_TX-	D83 D82	PCI Express Transmit Output Differential Pairs 6 Serial ATA channel 1, Transmit Output differential pair	O PCIE/SATA		Either PCIe07 (default) or SATA0 is supported (BIOS Setup option).
PCIe07_RX+/SATA0_RX+ PCIe07_RX-/SATA0_RX-	C84 C83	PCI Express Receive Input Differential Pairs 6 Serial ATA channel 1, Receive Input differential pair	I PCIE/SATA		PCIe signals are AC coupled off Module. SATA signals are AC coupled off Module.
PCIe06_TX+/SATA1_TX+ PCIe06_TX-/SATA1_TX-	D80 D79	PCI Express Transmit Output Differential Pairs 7 Serial ATA channel 0, Transmit Output differential pair	O PCIE/SATA		Either PCIe06 (default) or SATA1 is supported (BIOS Setup option).
PCIe06_RX+/SATA1_RX+ PCIe06_RX-/SATA1_RX-	C81 C80	PCI Express Receive Input Differential Pairs 7 Serial ATA channel 0, Receive Input differential pair	I PCIE/SATA		PCIe signals are AC coupled off Module. SATA signals are AC coupled off Module.

Table 25 PCI Express Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
PCIe00_TX+	D62	PCI Express Transmit Output Differential Pairs 0	O PCIE		PCIe Gen 3
PCIe00_TX-	D61				
PCIe00_RX+	C63	PCI Express Receive Input Differential Pairs 0	I PCIE		
PCIe00_RX-	C62				
PCIe01_TX+	D65	PCI Express Transmit Output Differential Pairs 1	O PCIE		PCle Gen 3
PCIe01_TX-	D64				
PCIe01_RX+	C66	PCI Express Receive Input Differential Pairs 1	I PCIE		
PCIe01_RX-	C65				
PCIe02_TX+/SGMII1_TX+	1	PCI Express Transmit Output Differential Pairs 2	O PCIE		PCIe Gen 3
PCIe02_TX-/SGMII1_TX	D67				SGMII is not supported
PCIe02_RX+/SGMII1_RX+	1	PCI Express Receive Input Differential Pairs 2	I PCIE		
PCIe02_RX-/SGMII1_RX	C68				
PCIe03_TX-/SGMII0_TX+	D71	PCI Express Transmit Output Differential Pairs 3	O PCIE		PCIe Gen 3
PCIe03_TX-/SGMII0_TX-	D70				SGMII is not supported
PCIe03_RX+/SGMII0_RX+	1	PCI Express Receive Input Differential Pairs 3	I PCIE		
PCIe03_RX-/SGMII0_RX	C71				
PCIe04_TX+	D74	PCI Express Transmit Output Differential Pairs 4	O PCIE		PCIe Gen 3
PCIe04_TX-	D73				
PCIe04_RX+	C75	PCI Express Receive Input Differential Pairs 4	I PCIE		
PCIe04_RX-	C74				
PCIe05_TX+	D77	PCI Express Transmit Output Differential Pairs 5	O PCIE		PCle Gen 3
PCIe05_TX-	D76				
PCIe05_RX+	C78	PCI Express Receive Input Differential Pairs 5	I PCIE		
PCIe05_RX-	C77				



PCIe06_TX+/SATA1_TX+	D00	PCI Express Transmit Output Differential Pairs 6	O PCIE/SATA	PCIe Gen 3
PCIe06_TX+/SATA1_TX+ PCIe06_TX-/SATA1_TX-	D80 D79	Serial ATA channel 1, Transmit Output differential pair	O PCIE/SATA	Either PCle06 (default) or SATA1 is supported
			L DCIE (CATA	(BIOS Setup option).
PCIe06_RX+/SATA1_RX+ PCIe06_RX-/SATA1_RX-	C81 C80	PCI Express Receive Input Differential Pairs 6 Serial ATA channel 1, Receive Input differential pair	I PCIE/SATA	(bio3 Setup option).
PCIe07_TX+/SATA0_TX+		PCI Express Transmit Output Differential Pairs 7	O PCIE/SATA	PCIe Gen 3
PCIe07_TX+/SATA0_TX+ PCIe07_TX-/SATA0_TX-	D83 D82	Serial ATA channel 0, Transmit Output differential pair	O PCIE/SAIA	Either PCle07 (default) or SATA0 is supported
		PCI Express Receive Input Differential Pairs 7	L DCIE/CATA	(BIOS Setup option).
PCIe07_RX+/SATA0_RX+ PCIe07_RX-/SATA0_RX-	C84	Serial ATA channel 0, Receive Input differential pair	I PCIE/SATA	(bios setup option).
	C83	PCI Express Transmit Output Differential Pairs 8	O PCIE	PCIe Gen 4
PCIe08_TX+ PCIe08_TX-	A63 A62	PCI Express Transmit Output Differential Pairs 8	OPCIE	PCIe Gen 4
PCIe00_1X-	B62	DCI E D D 0	I PCIE	
PCIe08_RX+ PCIe08_RX-	B61	PCI Express Receive Input Differential Pairs 8	I PCIE	
		DCI F Turnit Outs A Differential Baile O	O DOIE	
PCIe09_TX+ PCIe09_TX-	A66 A65	PCI Express Transmit Output Differential Pairs 9	O PCIE	
	B65	PCI Express Receive Input Differential Pairs 9	I PCIE	
PCIe09_RX+ PCIe09_RX-	B64	PCI Express Receive input Differential Pairs 9	ITPCIE	
PCle10_TX+	A69	PCI Express Transmit Output Differential Pairs 10	O PCIE	
PCIe10_TX+ PCIe10_TX-	A68	PCI Express Transmit Output Differential Pairs 10	OPCIE	
		PCI Express Receive Input Differential Pairs 10	LDCIE	
PCIE10_RX+ PCIE10_RX-	B68 B67	PCI Express Receive Input Differential Pairs 10	I PCIE	
		DCI E T	O PCIE	
PCIE11_TX+ PCIE11_TX-	A72 A71	PCI Express Transmit Output Differential Pairs 11	OPCIE	
PCIE11_RX+	-	DCI E D D' 11	I PCIE	
PCIETT_RX+ PCIE11_RX-	B71 B70	PCI Express Receive Input Differential Pairs 11	I PCIE	
PCIE12_TX+	B75	PCI Express Transmit Output Differential Pairs 12	O PCIE	PCle Gen 4
PCIE12_TX+ PCIE12_TX-	A74	PCI Express Transmit Output Differential Pairs 12	OPCIE	PCIe Gen 4
PCIE12_RX+	B74	PCI Express Receive Input Differential Pairs 12	I PCIE	
PCIE12_RX+ PCIE12_RX-	B73	PCI Express Receive input Differential Pairs 12	ITPCIE	
PCIE13_TX+	A78	PCI Express Transmit Output Differential Pairs 13	O PCIE	
PCIE13_TX+ PCIE13_TX-	A77	PCI Express Transmit Output Differential Pairs 13	OPCIE	
PCIE13_RX+	B77	PCI Express Receive Input Differential Pairs 13	I PCIE	
PCIE13_RX-	B76	T Cr Express Receive input Differential Fairs 13	IT CIL	
PCIE14_TX+	A81	PCI Express Transmit Output Differential Pairs 14	O PCIE	
PCIE14_TX-	A80	T CI Express Transmit Output Differential Fails 14	OTCIL	
PCIE14_RX+	B80	PCI Express Receive Input Differential Pairs 14	I PCIE	
PCIE14_RX-	B79	T Cr Express Receive input Differential Fairs 14	IT CIL	
PCIE15_TX+	A84	PCI Express Transmit Output Differential Pairs 15	O PCIE	
PCIE15_TX-	A83	To Express Transmit Output Differential Fails 15	OTCIL	
PCIE15_RX+	B83	PCI Express Receive Input Differential Pairs 15	I PCIE	
PCIE15_RX-	B82	T Cr Express Receive input Differential Fairs 13	IT CIL	
PCIe_REFCLK0_LO+	C60	Reference clock pair for PCIe lanes [0:7], also referred	O LV_DIFF	
PCIe_REFCLK0_LO+	C59	to as PCIe Group 0 Low		
PCIe_REFCLK0_HI+	C57	Reference clock pair for PCIe lanes [8:15] also referred	O LV_DIFF	
PCIe_REFCLK0_HI-	C56	to as PCle Group 0 High		
I CIETIVLI CHVOTI II-	C50	I to as I die dioup o'i ligh		



PCIe_CLKREQ0_LO#	A56	PCIe reference clock request signal from Carrier devices for PCIe_REFCLKO_LO clock pair	Bi-Dir OD 1.8V	PU 10 KΩ 1.8 V	
PCIe_CLKREQ0_HI#	A57	PCIe reference clock request signal from Carrier devices for PCIe_REFCLKO_HI clock pair	Bi-Dir OD 1.8V	PU 10 KΩ 1.8 V	
		PCI Express Additional Signals to Sup	port Module-l	based PCIe Targets	3
PCIe_REFCLKIN0+ PCIe_REFCLKIN0-	A12 A11	Reference clock inputs allowing Carrier based root to operate with Module based PCIe targets. The Module designer making use of these clocks should terminate them in a way appropriate to that design.			Not connected
PCIe_WAKE_OUT0#	B57	Wake request signal from Module based PCIe Target to an off-Module PCIe Root complex.	OD 1.8VSB		Not connected
PCIe_PERST_IN0#	A09	Reset signals into Module to reset Module PCIe Targets.	I 1.8V	PD 100 KΩ	Not supported
PCIe_CLKREQ_OUT0#	A58	PCIe reference clock request signal from Module target PCIe device to an off-Module PCIe root device	Bi-Dir OD 1.8 V	PU 10 ΚΩ	Not supported



- 1. The coupling capacitors for the PCIE[08:15]_TX signals are on the conga-HPC/mRLP. All other coupling capacitors must be off module.
- 2. The conga-HPC/mRLP cannot be used as a PCle® target.

Table 26 USB Signal Descriptions

USB	Pin #	Description	I/O	PU/PD	Comment
USB0+ USB0-	D17 D16	USB 2.0 differential pairs, channels 0 through 7. USB0 may be configured as a USB client or as a host, or both at the Module	I/O USB 2.0		
USB1+ USB1-	D14 D13	designer's discretion. All other USB ports, if implemented, shall be host ports.	I/O USB 2.0		
USB2+ USB2-	C18 C17	All other 03b ports, il impiemented, shall be nost ports.	I/O USB 2.0		
USB3+ USB3-	C15 C14		I/O USB 2.0		
USB4+ USB4-	B17 B16		I/O USB 2.0		
USB5+ USB5-	B14 B13		I/O USB 2.0		
USB6+ USB6-	A18 A17		I/O USB 2.0		
USB7+ USB7-	A15 A14		I/O USB 2.0		



SS0_TX+	D23	Signals configured for DDI0.	O USB SS		DC coupled on Module
SSO_TX-	D22				'
SS0_RX+ SS0_RX-	D26 D25	USB4 is not supported.	I USB SS		Shall be AC coupled on Carrier or off Module
SS1_TX+ SS1_TX-	D29 D28		O USB SS		DC coupled on Module
SS1_RX+ SS1_RX-	D32 D31		I USB SS		Shall be AC coupled on Carrier or off Module
SS2_TX+ SS2_TX-	A24 A23	Signals configured for USB4_0 by default.	O USB SS		DC coupled on Module
SS2_RX+ SS2_RX-	A27 S26	With an optional BIOS, DDI1 can be supported instead.	I USB SS		Shall be AC coupled on Carrier or off Module
SS3_TX+ SS3_TX-	A30 A29		O USB SS		DC coupled on Module
SS3_RX+ SS3_RX-	A33 A32		I USB SS		Shall be AC coupled on Carrier or off Module
SS4_TX+ SS4_TX-	D44 D43		O USB SS		DC coupled on Module
SS4_RX+ SS4_RX-	C45 C44		I USB SS		Shall be AC coupled on Carrier or off Module
SS5_TX+ SS5_TX-	D47 D46		O USB SS		DC coupled on Module
SS5_RX+ SS5_RX-	C48 C47		I USB SS		Shall be AC coupled on Carrier or off Module
SS6_TX+ SS6_TX-	D38 D37		O USB SS		DC coupled on Module
SS6_RX+ SS6_RX-	C39 C38		I USB SS		Shall be AC coupled on Carrier or off Module
SS7_TX+ SS7_TX-	D41 D40		O USB SS		DC coupled on Module
SS7_RX+ SS7_RX-	C42 C41		I USB SS		Shall be AC coupled on Carrier or off Module
USB01_OC#	B28	USB over-current sense, USB 2.0 channels 0,1; channels 2,3; channels 4,5 and channels 6,7 respectively. A pull-up for each	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
USB23_OC#	B27	of these lines to the 1.8V Suspend rail shall be present on the Mini Module. The pull-up should be 10 K Ω . An open drain	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
USB45_OC#	B26	driver from USB current monitors on the Carrier Board may drive this line low. The Carrier Board shall not pull these lines up. Note that the over-current limits for USB 2.0 and USB 3.0	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
USB67_OC#	B25	are different; this is a Carrier board implementation item.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	



RSMRST_OUT# B86 USB devices that are to be powered in the S5 / S4 / S3 O 1.8 VSB PD 10 Suspend states should not have their 5V VBUS power enabled before RSMRST_OUT# transitions to the hi state.	00 ΚΩ
---	-------



For information about implementing USB4, TBT, DDI, USB 3.2 and USB 2.0 interfaces, refer to the COM-HPC® Module Base Specification Revision 1.20 and COM-HPC® Carrier Design Guide.

Table 27 USB4 Sideband Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SS01_SDA_AUX- SS01_SCL_AUX+	D19 D20	DisplayPort Aux channel USB4® Aux channel	LV_DIFF		AC coupled off Module USB4 not supported
		Display Data Channel (DDC)	I/O OD 1.8 V	PU 2.2 KΩ	DC coupled (DDC)
USB1_AUX- USB1_AUX+	B43 B44	USB4® Aux channel	LV_DIFF		Not connected
SS23_SDA_AUX- SS23_SCL_AUX+	A20 A21	DisplayPort Aux channel USB4® Aux channel	LV_DIFF		AC coupled off Module USB4 requires optional BIOS
		Display Data Channel (DDC)	I/O OD 1.8 V	PU 2.2 KΩ	DC coupled (DDC)
USB3_AUX- USB3_AUX+	C35 C36	USB4® Aux channel	LV_DIFF		Not connected
USB0_LSTX	C28	Sideband TX interfaces for USB4® Alternate modes	O 1.8 V	PD 1 MΩ	USB4 by default
USB1_LSTX	C29	"Low Speed" asynchronous serial TX lines	O 1.8 V	PD 1 MΩ	Not supported
USB2_LSTX	B41		O 1.8 V	PD 1 MΩ	USB4 by default
USB3_LSTX	B39		O 1.8 V	PD 1 MΩ	Not supported
USB0_LSRX	C26	Sideband RX interfaces for USB4® Alternate modes	I 1.8 V	PD 1 MΩ	USB4 by default
USB1_LSRX	C27	"Low Speed" asynchronous serial RX lines	I 1.8 V	PD 1 MΩ	Not supported
USB2_LSRX	B40		I 1.8 V	PD 1 MΩ	USB4 by default
USB3_LSRX	B38		I 1.8 V	PD 1 MΩ	Not supported



For information about implementing USB4, TBT, DDI, USB 3.2 and USB 2.0 interfaces, refer to the COM-HPC® Module Base Specification Revision 1.20 and COM-HPC® Carrier Design Guide.



Table 28 USB4 Configuration Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SML0_DAT	B33	Data line for I2C data based System Management Links between chipset masters and Carrier.	Bi-Dir OD 1.8 VSB	PU 475 RΩ 1.8 VSB	
SML1_DAT	B30	SML0 is used to control the Carrier based USB re-timers. SML1 controls the Carrier based USB Power Delivery Controller.	Bi-Dir OD 1.8 VSB	PU 909 RΩ 1.8 VSB	
SML0_CLK	B32	Clock lines for System Management Links 0 and 1. SML0 is used to support Carrier USB4 re-timers	Bi-Dir OD 1.8 VSB	PU 475 RΩ 1.8 VSB	
SML1_CLK	B29	SML1 is used to support Carrier USB Power Delivery (PD) Controller.	Bi-Dir OD 1.8 VSB	PU 909 KΩ 1.8 VSB	
PMCALERT#	B31	Active low Alert signal associated with the SML1 System Management link, from the Carrier based USB Power Delivery Controller.	I 1.8 V	PU 10 KΩ 1.8 V	
USB_RT_ENA	B37	Power Enable for Carrier based USB Retimers. Sourced from chipset GPO. "USB Re-Timer Enable".	O 1.8 V	PD 10 ΚΩ	
USB_PD_I2C_DAT	B36	I2C data line between Module based Embedded Controller master and Carrier based USB Power Delivery Controller slave.	Bi-Dir OD 1.8 VSB	PU 1.8 KΩ 1.8 VSB	
USB_PD_I2C_CLK	B35	I2C clock line between Module based Embedded Controller master and Carrier based USB Power Delivery Controller slave.	Bi-Dir OD 1.8 VSB	PU 1.8 KΩ 1.8 VSB	
USB_PD_ALERT#	B34	Active low Alert signal from USB Power Delivery Controller to the Module Embedded Controller.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
		Additional Signals to Support USB4® Implement	entation		
PLTRST#	D05	Platform Reset: output from Module to Carrier Board. Active low. Issued by Module chipset and may result from a low RSTBTN# input, a low VIN_PWR_OK input, a VCC power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the Module software.	O 1.8 VSB	PD 100 KΩ	
		PLTRST# should remain asserted (low) while the RSTBTN# is low.			
SUS_S4_S5#	C08	Indicates system is in Suspend to Disk (S4) or Soft Off (S5) state. Active low output.	O 1.8 VSB	PD 100 ΚΩ	



For information about implementing USB4, TBT, DDI, USB 3.2 and USB 2.0 interfaces, refer to the COM-HPC® Module Base Specification Revision 1.20 and COM-HPC® Carrier Design Guide.

Table 29 eSPI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
eSPI_IO0 eSPI_IO1 eSPI_IO2 eSPI_IO3	A50 A51 A52 A53	eSPI Master Data Input / Outputs. These are bi-directional input/output pins used to transfer data between master and slaves.	I/O 1.8 VSB		
eSPI_CS0#	B54	eSPI Master Chip Select Outputs. A low selects a particular eSPI slave for the transaction. Each of the eSPI slaves is connected to a dedicated Chip Select	O 1.8 VSB		
eSPI_CS1#	B55	pin. If an eSPI_CSx# pins is not in use, it shall be either pulled high or actively driven high.	O 1.8 VSB	PU 10 KΩ 1.8 VSB	Not supported
eSPI_CLK	A54	eSPI Master Clock Output. This pin provides the reference timing for all the serial input and output operations.	O 1.8 VSB		
eSPI_ALERT0#	B52	eSPI pins used by eSPI slave to request service from the eSPI master.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
eSPI_ALERT1#	B53		I 1.8 VSB	PU 10 KΩ 1.8 VSB	Not supported
eSPI_RST#	B56	eSPI Reset - resets the eSPI interface for both master and slaves. eSPI_RST# is typically driven from the eSPI master to eSPI slaves.	O 1.8 VSB	PD 75 KΩ	

Table 30 Boot SPI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
BOOT_SPI_CS#	B48	Chip select for Carrier Board SPI	O VCC_BOOT_SPI	PU 10 KΩ 1.8 VSB	
		If the BOOT_SPI_CS# pin is not in use, it shall be either pulled high or actively driven high.			
BOOT_SPI_IO0	C50	Bidirectional 4 bit data path out of and into a Carrier SPI flash operating in Serial Quad Interface (SQI) mode.	I/O VCC_BOOT_SPI	PU 4.75 KΩ 1.8 VSB	
BOOT_SPI_IO1	C51	If the flash memory device is operating in traditional Serial Peripheral Interface (SPI) mode, then signal BOOT_SPI_IO0 is used for getting serial			
BOOT_SPI_IO2 ¹	C52	data into the flash device (referred to as SI or MOSI in SPI Flash data sheets) and signal BOOT_SPI_IO1 is used to get serial data from the flash device		PU 75 KΩ 1.8 VSB	
BOOT_SPI_IO3 ¹	C53	(referred to as SO or MISO in flash data sheets)		PU 75 KΩ 1.8 VSB	
BOOT_SPI_CLK	C54	Clock from Module chipset to Carrier SPI	O VCC_BOOT_SPI	PD 100K	

VCC_BOOT_SPI	B47	Power supply for Carrier Board SPI – sourced from Module – nominally 1.8 V or 3.3 V. The Module shall provide a minimum of 100 mA on VCC_BOOT_SPI.	Power (Out from Module)	1.8 VSB (active in suspend state)
		Carriers shall use less than 100 mA from this power source. VCC_BOOT_SPI shall only be used to power SPI devices on the Carrier Board. The Module vendor may choose what power domains the BOOT_SPI is active in.		



^{1.} This signal has a special functionality during the reset process. It may strap some basic important function of the module. For more information refer to section 9.2 "Boot Strap Signals".

Table 31 BIOS Select Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
BSEL2	1	Boot Select pins. These pins distinguish between an SPI or eSPI BIOS boot	I 1.8 VSB	PU 10 KΩ 1.8 VSB	Pulled up to 1.8 VSB
BSEL1	B50	and between an on-Module or off-Module BIOS.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	(active in suspend
BSEL0	B49	Pulled up on Module to vendor specific power rail.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	state)



Table 32 DDI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
DDI0_PAIR0+ DDI0_PAIR0-	D23 D22	Digital Display Interface 0 differential pair 0	O LV_DIFF		
DDI0_PAIR1+ DDI0_PAIR1-	D26 D25	Digital Display Interface 0 differential pair 1	O LV_DIFF		
DDI0_PAIR2+ DDI0_PAIR2-	D29 D28	Digital Display Interface 0 differential pair 2	O LV_DIFF		
DDI0_PAIR3+ DDI0_PAIR3-	D32 D31	Digital Display Interface 0 differential pair 3	O LV_DIFF		
DDI1_PAIR0+ DDI1_PAIR0-	A24 A23	Digital Display Interface 1 differential pair 0	O LV_DIFF		
DDI1_PAIR1+ DDI1_PAIR1-	A27 S26	Digital Display Interface 1 differential pair 1	O LV_DIFF		
DDI1_PAIR2+ DDI1_PAIR2-	A30 A29	Digital Display Interface 1 differential pair 2	O LV_DIFF		
DDI1_PAIR3+ DDI1_PAIR3-	A33 A32	Digital Display Interface 1 differential pair 3	O LV_DIFF		
DDI0_DDC_AUX_SEL DDI1_DDC_AUX_SEL	B40 C26	Selects the function of DDI[0:1]_SCL_AUX+ and DDI[0:1]_SDA_AUX If this input is unconnected on the Carrier, the AUX pair is used for the DP AUX+/- signals. If pulled or driven high on the Carrier, the AUX pair contains the SCL and SDA Display Data Channel (DDC) signals	I 1.8 V	PD 1 MΩ	
DDI0_SCL_AUX+ DDI1_SCL_AUX+	D20 A21	DP AUX+ function if DDI[0:1]_DDC_AUX_SEL is a no connect or driven to GND on the Carrier.	I/O LV_DIFF		
		SCL Display Data Channel (DDC) if DDI[0:1]_DDC_AUX_SEL is pulled or driven high on the Carrier.	I/O OD 1.8 V	PU 2.2 KΩ 1.8 V	
DDI0_SDA_AUX-	D19	DP AUX- function if DDI[0:1]_DDC_AUX_SEL is no connect.	I/O LV_DIFF		
DDI1_SDA_AUX-	A20	SDA Display Data Channel (DDC) if DDI[0:1]_DDC_AUX_SEL is pulled high.	I/O OD 1.8 V	PU 2.2 KΩ 1.8 V	
DDI0_HPD DDI1_HPD	B41 C28	DDI Hot-Plug Detect	I 1.8 V	PD 100 KΩ	



For information about implementing USB4, TBT, DDI, USB 3.2 and USB 2.0 interfaces, refer to the COM-HPC® Module Base Specification Revision 1.20 and COM-HPC® Carrier Design Guide.



Table 33 eDP Embedded DisplayPort / MIPI DSI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
eDP_TX0+ eDP_TX0-	A39 A38	eDP / DSI differential data pairs Multiplexed with DSI_TX1+ and DSI_TX1-	O LV_DIFF		
eDP_TX1+ eDP_TX1-	A42 A41	eDP / DSI differential data pairs Multiplexed with DSI_TX2+ and DSI_TX2-	O LV_DIFF		
eDP_TX2+ eDP_TX2-	A45 A44	eDP differential data pair DSI differential clock pair Multiplexed with DSI_CLK+ and DSI_CLK-	O LV_DIFF		
eDP_TX3+ eDP_TX3-	A48 A47	eDP / DSI differential data pairs Multiplexed with DSI_TX3+ and DSI_TX3-	O LV_DIFF		
eDP_AUX+ eDP_AUX-	A36 A35	eDP AUX channel differential pair DSI differential data pair Multiplexed with DSI_TX0+ and DSI_TX0-	I/O LV_DIFF		
eDP_VDD_EN	C31	eDP / DSI power enable Multiplexed with DSI_VDD_EN	O 1.8 V	PD 100 KΩ	
eDP_BKLT_EN	C32	eDP / DSI backlight enable Multiplexed with DSI_BKLT_EN	O 1.8 V	PD 100 KΩ	
eDP_BKLT_CTRL	C33	EDP / DSI backlight brightness control Multiplexed with DSI_BKLT_CTRL	O 1.8 V	PD 100 KΩ	
eDP_HPD	C30	eDP: Detection of Hot Plug / Unplug and notification of the link layer Multiplexed with DSI_TE	I 1.8 V	PD 100 KΩ	
		DSI: Tearing Effect Input: this is an optional signal from the DSI display (that has it's own display controller and frame buffer) coordinating with the host display controller.			



MIPI DSI is not supported.

Table 34 Soundwire Audio Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SNDW_DMIC_DAT0	C24	Bi-directional PCM audio data	I/O 1.8 VSB		
SNDW_DMIC_DAT1	C21	Bi-directional PCM audio data	I/O 1.8 VSB		
SNDW_DMIC_CLK0	C23	Clock for Soundwire transactions	O 1.8 VSB		
SNDW_DMIC_CLK1	C20	Clock for Soundwire transactions	O 1.8 VSB		



Table 35 I2S / Soundwire / HDA Audio Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
I2S_CLK/ SNDW_CLK2/ HDA_BITCLK	B23	I2S Clock Alternative use as Soundwire 2 clock or Serial data clock generated by the external HDA codec	O 1.8 V		HDA (default) I ² S or SoundWire
I2S_DIN/ SNDW_DAT2/ HDA_SDIN	B22	I2S Data In. This pin is an input in I2S mode. Alternative use as bi-directional Soundwire 2 data lane or Serial TDM data input	I/O 1.8 V		available as assembly option instead of HDA.
I2S_DOUT/ SNDW_DAT3/ HDA_SDOUT	B20	I2S Data Out. This pin is an input in I2S mode Alternative use as bi-directional Soundwire 2 data lane or Serial TDM data output to the codec	I/O 1.8 V	For HDA_SDOUT: PD 100 KΩ	
I2S_LRCLK/ SNDW_CLK3/ HDA_SYNC	B19	I2S L/R Clock Alternative use as Soundwire 3 clock or Sample-synchronization signal to the codec	O 1.8 V		
I2S_MCLK/ HDA_RST#	B21	I2S Master Clock Alternative use as Reset output to codec; active low	O 1.8 V		



The MIPI SoundWire® and I²S interfaces are not verified because the Intel® drivers are currently not available. For a verified audio interface, we recommend to use HDA.

Table 36 Asynchronous Serial Port Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
UART0_TX	C89	Logic level asynchronous serial port transmit signal	O 1.8 VSB		
UARTO_RX	C90	Logic level asynchronous serial port receive signal	I 1.8 VSB	PU 47.5 KΩ 1.8 VSB	
UARTO_RTS#	C91	Logic level asynchronous serial port Request to Send signal, active low	O 1.8 VSB		
UARTO_CTS#	C92	Logic level asynchronous serial port Clear to Send input, active low	I 1.8 VSB	PU 47.5 KΩ 1.8 VSB	
UART1_TX	B87	Logic level asynchronous serial port transmit signal	O 1.8 VSB		
UART1_RX	B88	Logic level asynchronous serial port receive signal	I 1.8 VSB	PU 47.5 KΩ 1.8 VSB	
UART1_RTS#	B89	Logic level asynchronous serial port Request to Send signal, active low	O 1.8 VSB		
UART1_CTS#	B90	Logic level asynchronous serial port Clear to Send input, active low	I 1.8 VSB	PU 47.5 KΩ 1.8 VSB	



Table 37 I2C Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
I2C0_CLK	C93	Clock I/O line for the general purpose I2C0 port	I/O OD 1.8 VSB	PU 5 KΩ 1.8 VSB	
I2C0_DAT	C94	Data I/O line for the general purpose I2C0 port	I/O OD 1.8 VSB	PU 5 KΩ 1.8 VSB	
I2C0_ALERT#	C95	Alert input / interrupt for I2C0	I 1.8 VSB	PU 100 KΩ 1.8 VSB	
I2C1_CLK	C96	Clock I/O line for the general purpose I2C1 port	I/O OD 1.8 VSB	PU 5 KΩ 1.8 VSB	
I2C1_DAT	C97	Data I/O line for the general purpose I2C1 port	I/O OD 1.8 VSB	PU 5 KΩ 1.8 VSB	
I2C2_CLK/ ETH_MDIO_CLK	B91	Clock I/O line for the general purpose I2C2 port or for MDIO clock to support Mini Module SGMII0 and SGMII1 operation	I/O OD 1.8 VSB	PU 5 KΩ 1.8 VSB	SGMII is not supported
I2C2_DAT/ ETH_MDIO_DAT	B92	Data I/O line for the general purpose I2C2 port or for MDIO data to support Mini Module SGMII0 and SGMII1 operation	I/O OD 1.8 VSB	PU 5 KΩ 1.8 VSB	SGMII is not supported

Table 38 General Purpose SPI Signal Descriptions

Signal	Pin #	# Description I/O PU/PD		PU/PD	Comment
GP_SPI_MISO	B94	erial data into the COM-HPC Module from the Carrier GP_SPI device Master In Slave Out") PU 100 K Ω 1.8 V		If additional resistors are placed on the carrier board for these signals,	
GP_SPI_MOSI	B93	Serial data from the COM-HPC Module to the Carrier GP_SPI device ("Master Out Slave In")	O 1.8 V		ensure they have a minimum of 100 kΩ and that the driving strength of connected devices
GP_SPI_CLK	B99	Clock from the Module to Carrier GP_SPI device	O 1.8 V		exceeds ± 2 mA.
GP_SPI_CS0#	B95	GP_SPI chip selects, active low	O 1.8 V		
GP_SPI_CS1#	B96				
GP_SPI_CS2#	B97			PU 100 KΩ 1.8 V	Not supported
GP_SPI_CS3#	B98			PU 100 KΩ 1.8 V	Not supported
GP_SPI_ALERT#	B100	Alert (interrupt) from a Carrier GP_SPI device to the Module	I 1.8 V	PU 100 KΩ 1.8 V	



Table 39 Power and System Management Signal Descriptions

Signal	Pin #	Description	1/0	PU/PD	Comment
PWRBTN#	B02	A falling edge creates a power button event. Power button events can be used to bring a system out of S5 soft off and other suspend states, as well as powering the system down (with a sustained low).	I 1.8 VSB	PU 100 KΩ 1.8 VSB	
RSTBTN#	C02	Reset button input. The RSTBTN# may be level sensitive (active low) or may be triggered by the falling edge of the signal.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
		The Module PLTRST# signal (below) should not be released (driven or pulled high) while the RSTBTN# is low. For situations when RSTBTN# is not able to reestablish control of the system, VIN_PWR_OK or a power cycle may be used.			
PLTRST#	D05	Platform Reset: output from Module to Carrier Board. Active low. Issued by Module chipset and may result from a low RSTBTN# input, a low VIN_PWR_OK input, a VCC power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the Module software. PLTRST# should remain asserted (low) while the RSTBTN# is low.	O 1.8 VSB	PD 100 ΚΩ	
VIN_PWR_OK	C06	Power OK from main power supply. A high value indicates that the power is	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
		good.			
SUS_S3#	B08	Indicates system is in Suspend to RAM state. Active low output. An inverted copy of SUS_S3# on the Carrier Board should be used to enable the non-standby power on a typical ATX supply. Even in single input supply system implementations (AT mode, no standby input), the SUS_S3# Module output should be used to disable any Carrier voltage regulators when SUS_S3# is low, to prevent bleed leakage from Carrier circuits into the Module.	O 1.8 VSB	PD 100 KΩ	
SUS_S4_S5#	C08	Indicates system is in Suspend to Disk (S4) or Soft Off (S5) state. Active low output.	O 1.8 VSB	PD 100 KΩ	
SUS_CLK	A87	32.768 kHz +/- 100 ppm clock used by Carrier peripherals such as M.2 cards in their low power modes.	O 1.8 VSB	PD 100 KΩ	
WAKE0#	D10	PCI Express wake up signal.	I/O 1.8 VSB	PU 909 RΩ 1.8 VSB	
WAKE1#	D11	General purpose wake up signal. May be used to implement wake- up on PS2 keyboard or mouse activity.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
BATLOW#	A11	Indicates that external battery is low. This port provides a battery-low signal to the Module for orderly transitioning to power saving or power cut-off ACPI modes.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
LID#	B45	LID switch. Low active signal used by the ACPI operating system for a LID switch.	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
SLEEP#	B46	Sleep button. Low active signal used by the ACPI operating system to bring the system to sleep state or to wake it up again.	I 1.8 VSB	PU 100 KΩ 1.8 VSB	

TAMPER#	B06	Tamper or Intrusion detection line on VCC_RTC power well. Carrier hardware pulls this low on a Tamper event.	I 3.3 VCC_RTC	PU 1 MΩ 3.3 VCC_RTC	
ACPRESENT	D34	Driven hard low on Carrier if system AC power is not present	I 1.8 VSB	PU 10 KΩ 1.8 VSB	
RSMRST_OUT#	B86	This is a buffered copy of the internal Module RSMRST# (Resume Reset, active low) signal. The internal Module RSMRST# signal is an input to the chipset or SOC and when it transitions from low to high it indicates that the suspend well power rails are stable. USB devices on the Carrier that are to be active in S5 / S3 / S0 should not have their 5V supply applied before RSMRST_OUT# goes high. RSMRST_OUT# shall be a 3.3V CMOS Module output, active in all power states.	O 1.8 VSB	PD 100 ΚΩ	

Table 40 Rapid Shutdown Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
RAPID_SHUTDOWN		Trigger for Rapid Shutdown. Must be driven to 5 V though a <= $50~\Omega$ source impedance for $\geq 20~\mu s$. Pull-down / disable on Module if RAPID_SHUTDOWN pin is not asserted.	I 5 VSB	PD 100 ΚΩ	Not supported

Table 41 Thermal Protection Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
CARRIER_HOT#	C04	Input from off-Module temp sensor indicating an over-temp situation.	I 1.8 V	PU 10 KΩ 1.8 V	
THERMTRIP#	B04	Active low output indicating that the CPU has entered thermal shutdown.	O 1.8 V	PD 100 KΩ	



Table 42 SMBus Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SMB_CLK	C86	System Management Bus bidirectional clock line.	I/O OD 1.8 VSB	PU 3.22 KΩ 1.8 VSB	
SMB_DAT	C87	System Management Bus bidirectional data line.	I/O OD 1.8 VSB	PU 3.22 KΩ 1.8 VSB	
SMB_ALERT# ¹	C88	System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system.	I 1.8 VSB	PU 100 KΩ 1.8 VSB	



^{1.} This signal may have a special functionality during the reset process. It may strap some basic important function of the module. For more information refer to section 9.2 "Boot Strap Signals".

Table 43 General Purpose Input Output Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
GPIO_00	A88	General purpose input / output pins. Upon a	I/O 1.8 VSB	PU 100 KΩ 1.8 VSB	If additional resistors are placed on the carrier
GPIO_01	A89	hardware reset, these pins should be configured as inputs. As inputs, these pins should be able to			board for these signals, ensure they have a minimum of 100 k Ω and that the driving strength
GPIO_02	A90	generate an interrupt to the Module host.			of connected devices exceeds ± 2 mA.
GPIO_03	A91				
GPIO_04	A92				
GPIO_05	A93				
GPIO_06	A94				
GPIO_07	A95				
GPIO_08	A96				
GPIO_09	A97				
GPIO_10	A98				
GPIO_11	A99				

Table 44 Module Type Definition Signal Description

Signal	Pin #	Descri	ption				I/O	Comment
TYPE1 C10	A100 C100 D100	the Moc	E pins indica dule to either voltage rail	PDS	The conga-HPC/mRLP is a Ref 7 Type module (Mini Module – Wide Range 8V			
			Module C	onnections		Meaning		to 20V input).
		Ref	TYPE2	TYPE1	TYPE0			Therefore, the TYPE2,
		7	NC	NC	NC	Mini Module – Wide Range 8V to 20V input	1	TYPE1, and TYPE0 pins are
		6	NC	NC	GND	Reserved		not connected.
		5	NC	GND	NC	Reserved		
		4	NC	GND	GND	Server module - Fixed 12 V input		
		3	GND	NC	NC	Reserved		
		2	GND	NC	GND	Reserved		
		1	GND	GND	NC	Client module - Wide range 8 V to 20 V input		
		0	GND	GND	GND	Client module - Fixed 12 V input	1	
		The module shall implement all three TYPE[x] pi The carrier board should implement combinato deactivates the ATX PS_ON# signal to an ATX p				rial logic that monitors the Module TYPE pins and keeps power off (e.g. cower supply or otherwise deactivates VCC to the COM- HPC Module) if ed. All three TYPE[x] pins should be monitored by the Carrier. The Carrier		

Table 45 Miscellaneous Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
WD_OUT	B11	Output indicating that a watchdog time-out event has occurred. Refer to the COM-HPC® Module Base Specification for details.	O 1.8 V	PD 100 KΩ	
WD_STROBE#	B10	Strobe input to watchdog timer. Periodic strobing prevents the watchdog, if enabled, from timing out.			
FAN_PWMOUT	C11	Fan speed control. Uses the Pulse Width Modulation (PWM) technique to control the fan's RPM.	O 1.8 V		
FAN_TACHIN	C12	Fan tachometer input for a fan with a two pulse output.	I OD 1.8 V	PU 10 KΩ 1.8 V	
TEST#	B85	Module input to allow vendor specific Module test mode(s). Carrier designers should leave this pin open on the Carrier. Designers involved in the design of specialty Carriers for Module test may pull this line to GND or possibly to a Module specific analog voltage between GND and 1.8 V to select a test mode.	I OD 1.8 VSB	PU 10 KΩ 1.8 VSB	Do not connect on carrier board
RSVD	B24	Reserved pin. This pin may be assigned functions in future versions of this specification. Reserved pin shall not be connected to anything.			Not connected



Table 46 External Power Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VCC	A01-A04	Primary power input: fixed +12 V on the Client Type 0; wide range +8 V to +20 V on the Client Type 1; fixed +12 V on the Server. All available VCC pins on the connector shall be used. Refer to COM-HPC® Module Base Specification for details.			
	B01, B03,				
	C01, C03				
	D01-D04				
VCC_RTC	A86	Real-time clock circuit-power input. Nominally +3.0 V. Refer to COM-HPC® Module Base Specification for details.			

Table 47 CAN Bus Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
CAN_TX	B05	CAN bus 1.8V logic level transmit signal. A Carrier based CAN transceiver is required to connect to a physical CAN bus.	O CMOS 1.8 V		Not connected
CAN_RX	C05	CAN bus 1.8V logic level receive signal. A Carrier based CAN transceiver is required to connect to a physical CAN bus.	I CMOS 1.8 V		Not connected

Table 48 Functional Safety (FuSa) Support Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
FUSA_STATUS0	A07	Two bit FuSa staus / error indication outputs to Carrier based Safety Controller hardware 00 - power off	O CMOS 1.8 V		Not connected
FUSA_STATUS1	A08	104	O CMOS 1.8 V		Not connected
FUSA_ALERT#	C09	Active low output from the COM-HPC Module that signals the occurrence of a correctable error on the COM-HPC Module; the carrier FuSa Safety Controller should query the status via the FuSa SPI interface	O CMOS 1.8 V		Not connected
FUSA_SPI_CS#	D06	Active low chip select into the COM-HPC Module from the Carrier FuSa Safety Controller SPI Master	I CMOS 1.8 V	PU 10 KΩ 1.8 V	Not supported
FUSA_SPI_CLK	D07	Clock into the COM-HPC Module from the Carrier FuSa Safety Controller SPI Master	I CMOS 1.8 V	PU 10 KΩ 1.8 V	Not supported

FUSA_SPI_MISO	D08	Serial data into the Carrier FuSa SPI Master from the COM-HPC Module SPI Slave ("Master In Slave Out")	O CMOS 1.8 V		Not connected
FUSA_SPI_MOSI	D09	Serial data from the Carrier FuSa SPI Master, into the COM-HPC Module SPI Slave ("Master Out Slave In")	I CMOS 1.8 V	PU 10 KΩ 1.8 V	Not supported
FUSA_SPI_ALERT	A06	Active high alert output from the COM-HPC Module to alert the Carrier FuSa Safety Controller that Module FuSa SPI data is available for transfer	O CMOS 1.8 V		Not connected
FUSA_VOLTAGE_ERR#	B09	Active low output indicating an over- or under voltage or over-current condition of the monitored voltage rails of the FuSa relevant module power supply	O CMOS 1.8 V		Not connected
PROCHOT#	B07	Active low output indicating a temperature excursion event on the COM-HPC Module	O CMOS 1.8 V	PD 100KΩ	
CATERR#	C07	Active low output indicating a catastrophic error on the COM-HPC CPU or SOC	O CMOS 1.8 V	PD 100KΩ	
THERMTRIP#	B04	Active low output indicating that the CPU has entered thermal shutdown	O CMOS 1.8 V	PD 100KΩ	

9.2 Boot Strap Signals

Table 49 Boot Strap Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SMB_ALERT#	C88	System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system.	I 1.8 VSB	PU 100 KΩ 1.8 VSB	
BOOT_SPI_IO2	C52	Bidirectional 4 bit data path out of and into a Carrier SPI flash operating in Serial Quad Interface (SQI) mode.	I/O VCC_BOOT_SPI	PU 75 KΩ 1.8 VSB	
BOOT_SPI_IO3		Bidirectional 4 bit data path out of and into a Carrier SPI flash operating in Serial Quad Interface (SQI) mode.	I/O VCC_BOOT_SPI	PU 75 KΩ 1.8 VSB	



The signals listed in the table above are used as chipset configuration straps during system reset. In this condition (during reset), the COM-HPC® or chipset internally implemented resistors pull these signals to the correct state.



No external DC loads or external pull-up or pull-down resistors should change the configuration of the signals listed in the above table. External resistors may override the internal strap states and cause the COM-HPC® module to malfunction and/or cause irreparable damage to the module.



10 System Resources

TBD



11 BIOS Setup Description

The BIOS setup description of the conga-HPC/mRLP can be viewed without having access to the module. However, access to the restricted area of the congatec website is required in order to download the necessary tool (CgMlfViewer) and Menu Layout File (MLF).

The MLF contains the BIOS setup description of a particular BIOS revision. The MLF can be viewed with the CgMlfViewer tool. This tool offers a search function to quickly check for supported BIOS features. It also shows where each feature can be found in the BIOS setup menu.

For more information, read the application note "AN42 - BIOS Setup Description" available at www.congatec.com.



If you do not have access to the restricted area of the congatec website, contact your local congatec sales representative.

11.1 Navigating the BIOS Setup Menu

The BIOS setup menu shows the features and options supported in the congatec BIOS. To access and navigate the BIOS setup menu, press the or <F2> key during POST. The right frame displays the key legend. Above the key legend is an area reserved for text messages. These text messages explain the options and the possible impacts when changing the selected option in the left frame.

11.2 BIOS Versions

The BIOS displays the BIOS project name and the revision code during POST, and on the main setup screen. The initial production BIOS for conga-HPC/mRLP is identified as FRLPR1xx, where:

- R is the identifier for a BIOS ROM file,
- 1 is the so called feature number and
- xx is the major and minor revision number.

The binary size is 32 MB.



11.3 Updating the BIOS

BIOS updates are recommeded to correct platform issues or enhance the feature set of the module. The conga-HPC/mRLP features a congatec/AMI AptioEFI firmware on an onboard flash ROM chip. You can update the firmware with the congatec System Utility. The utility has five versions—UEFI shell, DOS based command line¹, Win32 command line, Win32 GUI, and Linux version.

For more information about "Updating the BIOS" refer to the user's guide for the congatec System Utility "CGUTLm1x.pdf" on the congatec website at www.congatec.com.



Deprecated



Caution

The DOS command line tool is not officially supported by congatec and therefore not recommended for critical tasks such as firmware updates. We recommend to use only the UEFI shell for critical updates.

11.3.1 Update from External Flash

For instructions on how to update the BIOS from external flash, refer to the AN7_External_BIOS_Update.pdf application note on the congatec website at www.congatec.com.

11.4 Supported Flash Devices

The conga-HPC/mRLP supports the following flash device:

Winbond W25R256JW 1.8V 32 MB

The flash device can be used on the carrier board to support external BIOS. For more information about external BIOS support, refer to the Application Note "AN7_External_BIOS_Update.pdf" on the congatec website at www.congatec.com.

